

1M x 16Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 1,048,576 x 16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), refresh cycle (1K Ref. or 4K Ref.), access time (-50 or -60), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 1Mx16 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as graphic memory unit for microcomputer, personal computer and portable machines.

FEATURES

• Part Identification

- K4F171611D-J(T) (5V, 4K Ref.)
- K4F151611D-J(T) (5V, 1K Ref.)
- K4F171612D-J(T) (3.3V, 4K Ref.)
- K4F151612D-J(T) (3.3V, 1K Ref.)

• Active Power Dissipation

Unit : mW

Speed	3.3V		5V	
	4K	1K	4K	1K
-50	324	504	495	770
-60	288	468	440	715

• Refresh Cycles


Part NO.	Vcc	Refresh cycle	Refresh period	
			Normal	L-ver
K4F171611D	5V	4K	64ms	128ms
K4F171612D	3.3V			
K4F151611D	5V	1K	16ms	
K4F151612D	3.3V			

• Performance Range

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{PC}	Remark
-50	50ns	15ns	90ns	35ns	5V/3.3V
-60	60ns	15ns	110ns	40ns	5V/3.3V

- Fast Page Mode operation
- 2 $\overline{\text{CAS}}$ Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in 42-pin SOJ 400mil and 50(44)-pin TSOP(II) 400mil packages
- Single +5V±10% power supply (5V product)
- Single +3.3V±0.3V power supply (3.3V product)

FUNCTIONAL BLOCK DIAGRAM




Note)*1: 1K Refresh


SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)

• K4F17(5)1611(2)D-J



• K4F17(5)1611(2)D-T



*A10 and A11 are N.C for K4F151611(2)D(5V/3.3V, 1K Ref. product)

J : 400mil 42 SOJ
T : 400mil 50(44) TSOP II

Pin Name	Pin Function
A0 - A11	Address Inputs (4K Product)
A0 - A9	Address Inputs (1K Product)
DQ0 - 15	Data In/Out
Vss	Ground
\overline{RAS}	Row Address Strobe
\overline{UCAS}	Upper Column Address Strobe
\overline{LCAS}	Lower Column Address Strobe
\overline{W}	Read/Write Input
\overline{OE}	Data Output Enable
Vcc	Power(+5V)
	Power(+3.3V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V _{ss}	V _{IN} , V _{OUT}	-0.5 to +4.6	-1.0 to +7.0	V
Voltage on V _{cc} supply relative to V _{ss}	V _{cc}	-0.5 to +4.6	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	-55 to +150	°C
Power Dissipation	P _D	1	1	W
Short Circuit Output Current	I _{os} Address	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{ss}, T_A= 0 to 70°C)

Parameter	Symbol	3.3V			5V			Units
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V _{cc}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V _{ss}	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{cc} +0.3* ¹	2.4	-	V _{cc} +1.0* ¹	V
Input Low Voltage	V _{IL}	-0.3* ²	-	0.8	-1.0* ²	-	0.8	V

*1 : V_{cc}+1.3V/15ns(3.3V), V_{cc}+2.0V/20ns(5V), Pulse width is measured at V_{cc}

*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{ss}

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Max	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{IN} +0.3V, all other input pins not under test=0 Volt)	I _{I(L)}	-5	5	uA
	Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{cc})	I _{O(L)}	-5	5	uA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0 ≤ V _{IN} ≤ V _{IN} +0.5V, all other input pins not under test=0 Volt)	I _{I(L)}	-5	5	uA
	Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ V _{cc})	I _{O(L)}	-5	5	uA
	Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
	Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Power	Speed	Max				Units
			K4F171612D	K4F151612D	K4F171611D	K4F151611D	
I _{CC1}	Don't care	-50	90	140	90	140	mA
		-60	80	130	80	130	mA
I _{CC2}	Normal L	Don't care	1	1	2	2	mA
			1	1	1	1	mA
I _{CC3}	Don't care	-50	90	140	90	140	mA
		-60	80	130	80	130	mA
I _{CC4}	Don't care	-50	90	90	90	90	mA
		-60	80	80	80	80	mA
I _{CC5}	Normal L	Don't care	0.5	0.5	1	1	mA
			200	200	200	200	uA
I _{CC6}	Don't care	-50	90	140	90	140	mA
		-60	80	130	80	130	mA
I _{CC7}	L	Don't care	300	200	350	250	uA
I _{CC8}	L	Don't care	150	150	200	200	uA

I_{CC1}* : Operating Current ($\overline{\text{RAS}}$ and $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ cycling @ $t_{RC}=\text{min.}$)

I_{CC2} : Standby Current ($\overline{\text{RAS}}=\overline{\text{UCAS}}=\overline{\text{LCAS}}=\overline{\text{W}}=V_{IH}$)

I_{CC3}* : $\overline{\text{RAS}}$ -only Refresh Current ($\overline{\text{UCAS}}=\overline{\text{LCAS}}=V_{IH}$, $\overline{\text{RAS}}$ cycling @ $t_{RC}=\text{min.}$)

I_{CC4}* : Fast Page Mode Current ($\overline{\text{RAS}}=V_{IL}$, $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$, Address cycling @ $t_{PC}=\text{min.}$)

I_{CC5} : Standby Current ($\overline{\text{RAS}}=\overline{\text{UCAS}}=\overline{\text{LCAS}}=\overline{\text{W}}=V_{CC}-0.2V$)

I_{CC6}* : $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current ($\overline{\text{RAS}}$, $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ cycling @ $t_{RC}=\text{min.}$)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode
Input high voltage(V_{IH})= $V_{CC}-0.2V$, Input low voltage(V_{IL})= $0.2V$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}=0.2V$,

DQ=Don't care, $T_{RC}=31.25\mu\text{s}(4K/L\text{-ver})$, $125\mu\text{s}(1K/L\text{-ver})$,

$T_{RAS}=T_{RASmin}\sim 300\text{ns}$

I_{CC8} : Self Refresh Current

$\overline{\text{RAS}}=\overline{\text{UCAS}}=\overline{\text{LCAS}}=V_{IL}$, $\overline{\text{W}}=\overline{\text{OE}}=A_0 \sim A_{11}=V_{CC}-0.2V$ or $0.2V$,

DQ0 ~ DQ15= $V_{CC}-0.2V$, $0.2V$ or Open

***Note** : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6}, address can be changed maximum once while $\overline{\text{RAS}}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one fast page mode cycle time, t_{PC} .

K4F171611D, K4F151611D K4F171612D, K4F151612D

CMOS DRAM

CAPACITANCE (TA=25°C, VCC=5V or 3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A11]	CIN1	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ15]	CDQ	-	7	pF

AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, See note 1,2)

Test condition (5V device) : VCC=5.0V±10%, VIH/VIL=2.4/0.8V, VOH/VOL=2.4/0.4V

Test condition (3.3V device) : VCC=3.3V±0.3V, VIH/VIL=2.2/0.7V, VOH/VOL=2.0/0.8V

Parameter	Symbol	-50		-60		Units	Notes
		Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		ns	
Read-modify-write cycle time	tRWC	133		155		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		15		15	ns	3,4,5
Access time from column address	tAA		25		30	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	0		0		ns	3
Output buffer turn-off delay	tOFF	0	13	0	15	ns	6
Transition time (rise and fall)	tT	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		ns	
$\overline{\text{CAS}}$ hold time	tCSH	50		60		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	13	10K	15	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	20	37	20	45	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		ns	
Row address set-up time	tASR	0		0		ns	
Row address hold time	tRAH	10		10		ns	
Column address set-up time	tASC	0		0		ns	11
Column address hold time	tCAH	10		10		ns	11
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		ns	8
Write command hold time	tWCH	10		10		ns	
Write command pulse width	tWP	10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	13		15		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	13		15		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-50		-60		Units	Notes
		Min	Max	Min	Max		
Data set-up time	tDS	0		0		ns	9,17
Data hold time	tDH	10		10		ns	9,17
Refresh period (1K, Normal)	tREF		16		16	ms	
Refresh period (4K, Normal)	tREF		64		64	ms	
Refresh period (L-ver)	tREF		128		128	ms	
Write command set-up time	tWCS	0		0		ns	7
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	36		40		ns	7,13
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	tRWD	73		85		ns	7
Column address to $\overline{\text{W}}$ delay time	tAWD	48		55		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	53		60		ns	7
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	5		5		ns	15
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	tRPC	5		5		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		30		35	ns	3
Fast Page mode cycle time	tPC	35		40		ns	
Fast Page read-modify-write cycle time	tPRWC	76		80		ns	
$\overline{\text{CAS}}$ precharge time (Fast Page cycle)	tCP	10		10		ns	12
$\overline{\text{RAS}}$ pulse width (Fast Page cycle)	tRASP	50	200K	60	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	30		35		ns	
$\overline{\text{OE}}$ access time	tOEA		13		15	ns	3
$\overline{\text{OE}}$ to data delay	tOED	13		15		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	tOEZ	0	13	0	15	ns	
$\overline{\text{OE}}$ command hold time	tOEH	13		15		ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)	tRASS	100		100		us	18,19,20
$\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)	tRPS	90		110		ns	18,19,20
$\overline{\text{CAS}}$ hold time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)	tCHS	-50		-50		ns	18,19,20


NOTES

1. An initial pause of 200us is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. Input voltage levels are V_{ih}/V_{il} . $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1TTL(3.3V) loads and 100pF.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{oh} or V_{ol} .
7. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to $\overline{\text{CAS}}$ falling edge in early write cycles and to $\overline{\text{W}}$ falling edge in $\overline{\text{OE}}$ controlled write cycle and read-modify-write cycles.
10. Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. t_{ASC} , t_{CAH} are referenced to the earlier $\overline{\text{CAS}}$ falling edge.
12. t_{CP} is specified from the later $\overline{\text{CAS}}$ rising edge in the previous cycle to the earlier $\overline{\text{CAS}}$ falling edge in the next cycle.

K4F17(5)1611(2)D Truth Table


RAS	LCAS	UCAS	W	OE	DQ0 - DQ7	DQ8-DQ15	STATE
H	X	X	X	X	Hi-Z	Hi-Z	Standby
L	H	H	X	X	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-

13. t_{CWD} is referenced to the later \overline{CAS} falling edge at word read-modify-write cycle.
14. t_{CWL} is specified from \overline{W} falling edge to the earlier \overline{CAS} rising edge.
15. t_{CSR} is referenced to the earlier \overline{CAS} falling edge before \overline{RAS} transition low.
16. t_{CHR} is referenced to the later \overline{CAS} rising edge after \overline{RAS} transition low.



17. t_{DS} , t_{DH} is independently specified for lower byte DQ(0-7), upper byte DQ(8-15)
18. If $t_{RAS} \geq 100\mu s$, then \overline{RAS} precharge time must use t_{RPS} instead of t_{RP} .
19. For \overline{RAS} -only refresh and burst \overline{CAS} -before- \overline{RAS} refresh mode, 4096(4K)/1024(1K) cycles of burst refresh must be executed within 64ms/16ms before and after self refresh, in order to meet refresh specification.
20. For distributed \overline{CAS} -before- \overline{RAS} with 15.6 μs interval \overline{CAS} -before- \overline{RAS} refresh should be executed with in 15.6 μs immediately before and after self refresh in order to meet refresh specification.


WORD READ CYCLE



 Don't care
 Undefined


LOWER BYTE READ CYCLE

NOTE : DIN = OPEN



UPPER BYTE READ CYCLE


NOTE : DIN = OPEN



□ Don't care
■ Undefined

WORD WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



□ Don't care
■ Undefined

LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



□ Don't care
■ Undefined

UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



□ Don't care
 ■ Undefined

WORD WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)


NOTE : DOUT = OPEN



□ Don't care
■ Undefined

LOWER BYTE WRITE CYCLE (\overline{OE} CONTROLLED WRITE)


NOTE : DOUT = OPEN



□ Don't care
■ Undefined


UPPER BYTE WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)

NOTE : DOUT = OPEN




□ Don't care
■ Undefined

WORD READ - MODIFY - WRITE CYCLE




□ Don't care
 ■ Undefined

LOWER-BYTE READ - MODIFY - WRITE CYCLE




Don't care
 Undefined

UPPER-BYTE READ - MODIFY - WRITE CYCLE




Don't care
 Undefined

FAST PAGE MODE WORD READ CYCLE




□ Don't care
■ Undefined

FAST PAGE MODE LOWER BYTE READ CYCLE




FAST PAGE MODE UPPER BYTE READ CYCLE



Don't care
 Undefined

FAST PAGE MODE WORD WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



Don't care
 Undefined

FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



□ Don't care
■ Undefined


FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




□ Don't care
 ■ Undefined


FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE



FAST PAGE MODE LOWER BYTE READ - MODIFY - WRITE CYCLE



FAST PAGE MODE UPPER BYTE READ - MODIFY - WRITE CYCLE




Don't care
 Undefined

$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN




$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



□ Don't care
■ Undefined


HIDDEN REFRESH CYCLE (READ)



□ Don't care
■ Undefined

HIDDEN REFRESH CYCLE (WRITE)


NOTE : DOUT = OPEN



□ Don't care
■ Undefined


CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care



TEST MODE IN CYCLE

NOTE : \overline{OE} , A = Don't care



**K4F171611D, K4F151611D
K4F171612D, K4F151612D**

CMOS DRAM

PACKAGE DIMENSION

