93AA46, 93LC46, 93C46
93AA46A/B, 93LC46A/B, 93C46A/B
1K Microwire® Serial EEPROM

Device Selection Table

<table>
<thead>
<tr>
<th>Part Number</th>
<th>VCC Range</th>
<th>Org Pin</th>
<th>Word Size</th>
<th>Temp Ranges</th>
</tr>
</thead>
<tbody>
<tr>
<td>93AA46</td>
<td>1.8-5.5</td>
<td>Yes</td>
<td>8 or 16-bit</td>
<td>I</td>
</tr>
<tr>
<td>93LC46</td>
<td>2.5-5.5</td>
<td>Yes</td>
<td>8 or 16-bit</td>
<td>I, E</td>
</tr>
<tr>
<td>93C46</td>
<td>4.5-5.5</td>
<td>Yes</td>
<td>8 or 16-bit</td>
<td>I, E</td>
</tr>
<tr>
<td>93AA46A</td>
<td>1.8-5.5</td>
<td>No</td>
<td>8-bit</td>
<td>I</td>
</tr>
<tr>
<td>93AA46B</td>
<td>1.8-5.5</td>
<td>No</td>
<td>8-bit</td>
<td>I</td>
</tr>
<tr>
<td>93LC46A</td>
<td>2.5-5.5</td>
<td>No</td>
<td>8-bit</td>
<td>I</td>
</tr>
<tr>
<td>93LC46B</td>
<td>2.5-5.5</td>
<td>No</td>
<td>16-bit</td>
<td>I</td>
</tr>
<tr>
<td>93C46A</td>
<td>4.5-5.5</td>
<td>No</td>
<td>8-bit</td>
<td>I, E</td>
</tr>
<tr>
<td>93C46B</td>
<td>4.5-5.5</td>
<td>No</td>
<td>16-bit</td>
<td>I, E</td>
</tr>
</tbody>
</table>

Features

- Low power CMOS technology
- ORG pin for selectable memory configuration
- No org pin for dedicated word sizes
  - 128 x 8-bit organization 'A' version devices
  - 64 x 16-bit organization 'B' version devices
- Self-timed ERASE and WRITE cycles (including auto-erase)
- Automatic ERAL before WRAL
- Power on/off data protection circuitry
- Industry standard 3-wire serial I/O
- Device status signal during ERASE/WRITE cycles
- Sequential READ function
- 1,000,000 E/W cycles
- Data retention > 200 years
- 8-pin MSOP and 6-pin SOT
- Temperature ranges supported:
  - Industrial (I): -40°C to +85°C
  - Automotive (E) -40°C to +125°C

Package Types

<table>
<thead>
<tr>
<th>MSOP</th>
<th>SOT-23**</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td>DO</td>
</tr>
<tr>
<td>CLK</td>
<td>1</td>
</tr>
<tr>
<td>DI</td>
<td>6</td>
</tr>
<tr>
<td>VCC</td>
<td>Vss</td>
</tr>
<tr>
<td>NU</td>
<td>DO</td>
</tr>
<tr>
<td>ORG*</td>
<td>5</td>
</tr>
<tr>
<td>Vss</td>
<td>CS</td>
</tr>
</tbody>
</table>

* Org pin is not available on A/B devices

Description

The Microchip Technology Inc. 93AA46, 93LC46, 93C46, 93AA46A/B, 93LC46A/B & 93C46A/B are 1K low voltage serial Electrically Erasable PROMs (EEPROM). Generic memory devices such as the 93AA46, 93LC46 or 93C46 are dependent upon external logic levels driving the ORG pin to set word size. For dedicated 8-bit communication, the 93AA46A, 93LC46A or 93C46A devices are selected, while the 93AA46B, 93LC46B and 93C46B devices are selected for 16 bits. Advanced CMOS technology makes these devices ideal for low power, non-volatile memory applications. This 93XX Series is available in standard 8-lead MSOP and 6-lead SOT-23 packages.
## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings†

- **Vcc**: 6.5V
- All inputs and outputs w.r.t. Vss: -0.6V to Vcc +1.0V
- Storage temperature: -65°C to +150°C
- Ambient temp. with power applied: -40°C to +125°C
- ESD protection on all pins: ≥4 kV

† **NOTICE**: Stresses above those listed under “Maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### DC CHARACTERISTICS

<table>
<thead>
<tr>
<th>Param. No.</th>
<th>Sym</th>
<th>Characteristic</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
<td>Vih1</td>
<td>High level input voltage</td>
<td>2.0</td>
<td>—</td>
<td>Vcc+1</td>
<td>V</td>
<td>Vcc ≥ 2.7V</td>
</tr>
<tr>
<td></td>
<td>Vih2</td>
<td></td>
<td>0.7 Vcc</td>
<td>—</td>
<td>Vcc+1</td>
<td>V</td>
<td>Vcc &lt; 2.7V</td>
</tr>
<tr>
<td>D2</td>
<td>Vil1</td>
<td>Low level input voltage</td>
<td>-0.3</td>
<td>—</td>
<td>0.8 Vcc</td>
<td>V</td>
<td>Vcc ≥ 2.7V</td>
</tr>
<tr>
<td></td>
<td>Vil2</td>
<td></td>
<td>-0.3</td>
<td>—</td>
<td>0.2 Vcc</td>
<td>V</td>
<td>Vcc &lt; 2.7V</td>
</tr>
<tr>
<td>D3</td>
<td>Vol1</td>
<td>Low level output voltage</td>
<td>—</td>
<td>—</td>
<td>0.4 Vcc</td>
<td>V</td>
<td>IOL = 2.1 mA, VCC = 4.5V</td>
</tr>
<tr>
<td></td>
<td>Vol2</td>
<td></td>
<td>—</td>
<td>—</td>
<td>0.3 Vcc</td>
<td>V</td>
<td>IOL = 100 µA, VCC = 2.5V</td>
</tr>
<tr>
<td>D4</td>
<td>Voh1</td>
<td>High level output voltage</td>
<td>2.4 Vcc</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>IOH = -400 µA, VCC = 4.5V</td>
</tr>
<tr>
<td></td>
<td>Voh2</td>
<td></td>
<td>0.2 Vcc</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>IOH = -100 µA, VCC = 2.5V</td>
</tr>
<tr>
<td>D5</td>
<td>ILi</td>
<td>Input leakage current</td>
<td>—</td>
<td>—</td>
<td>±10 µA</td>
<td>V</td>
<td>Vin = 0.1V to Vcc</td>
</tr>
<tr>
<td>D6</td>
<td>ILO</td>
<td>Output leakage current</td>
<td>—</td>
<td>—</td>
<td>±10 µA</td>
<td>µA</td>
<td>Vout = 0.1V to Vcc</td>
</tr>
<tr>
<td>D7</td>
<td>Cin, COUT</td>
<td>Pin capacitance (all inputs/outputs)</td>
<td>—</td>
<td>—</td>
<td>7 pF</td>
<td>V</td>
<td>Vin/Vout = 0V (Note 1 &amp; 2) TAMB = 25°C, FCLK = 1 MHz</td>
</tr>
<tr>
<td>D8/D9</td>
<td>Icc write</td>
<td>Operating current</td>
<td>—</td>
<td>—</td>
<td>3 mA FCLK</td>
<td>mA</td>
<td>FCLK = 2 MHz, VCC = 5.5V</td>
</tr>
<tr>
<td></td>
<td>Icc read</td>
<td></td>
<td>—</td>
<td>—</td>
<td>1 mA FCLK</td>
<td>mA</td>
<td>FCLK = 2 MHz, VCC = 5.5V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>—</td>
<td>500 µA FCLK</td>
<td>µA</td>
<td>FCLK = 1 MHz, VCC = 3.0V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>—</td>
<td>100 µA FCLK</td>
<td>µA</td>
<td>FCLK = 1 MHz, VCC = 2.5V</td>
</tr>
<tr>
<td>D10</td>
<td>Iccs2</td>
<td>Standby current</td>
<td>—</td>
<td>—</td>
<td>1 µA I-Temp</td>
<td>µA</td>
<td>I-Temp</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>—</td>
<td>5 µA E-Temp</td>
<td>µA</td>
<td>E-Temp</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>—</td>
<td>—</td>
<td></td>
<td></td>
<td>CLK = CS = 0V ORG = DI = Vss or Vcc (Note 3)</td>
</tr>
</tbody>
</table>

**Note 1**: This parameter is tested at TAMB = 25°C and FCLK = 1 MHz.
**Note 2**: This parameter is periodically sampled and not 100% tested.
**Note 3**: Org pin not available on ‘A’ or ‘B’ versions.
### AC CHARACTERISTICS

AC CHARACTERISTICS

<table>
<thead>
<tr>
<th>Param. No.</th>
<th>Sym</th>
<th>Characteristic</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>FCLK</td>
<td>Clock frequency</td>
<td></td>
<td></td>
<td></td>
<td>MHz</td>
<td>Vcc ≥ 4.5V</td>
</tr>
<tr>
<td>2</td>
<td>TCKH</td>
<td>Clock high time</td>
<td>250</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>TCKL</td>
<td>Clock low time</td>
<td>250</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Tcss</td>
<td>Chip select setup time</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
<td>Relative to CLK</td>
</tr>
<tr>
<td>5</td>
<td>Tcsv</td>
<td>Chip select hold time</td>
<td>0.4</td>
<td></td>
<td></td>
<td>ns</td>
<td>Relative to CLK</td>
</tr>
<tr>
<td>6</td>
<td>Tcsl</td>
<td>Chip select low time</td>
<td>250</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Tdis</td>
<td>Data input setup time</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
<td>Relative to CLK</td>
</tr>
<tr>
<td>8</td>
<td>TdiH</td>
<td>Data input hold time</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
<td>Relative to CLK</td>
</tr>
<tr>
<td>9</td>
<td>Tpd</td>
<td>Data output delay time</td>
<td></td>
<td></td>
<td>100</td>
<td>ns</td>
<td>CL = 100 pf (Note 2)</td>
</tr>
<tr>
<td>10</td>
<td>Tcz</td>
<td>Data output disable time</td>
<td></td>
<td></td>
<td>500</td>
<td>ns</td>
<td>CL = 100 pf</td>
</tr>
<tr>
<td>11</td>
<td>Tsv</td>
<td>Status valid time</td>
<td></td>
<td></td>
<td>500</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Twc</td>
<td>Program cycle time</td>
<td></td>
<td>4</td>
<td>10</td>
<td>ms</td>
<td>ERASE/WRITE mode</td>
</tr>
<tr>
<td>13</td>
<td>Tec</td>
<td></td>
<td></td>
<td>8</td>
<td>15</td>
<td>ms</td>
<td>93CXX devices only</td>
</tr>
<tr>
<td>14</td>
<td>Tclw</td>
<td></td>
<td></td>
<td>16</td>
<td>30</td>
<td>ms</td>
<td>WRAL mode (Vcc=5V ±10%)</td>
</tr>
<tr>
<td>15</td>
<td></td>
<td>Endurance</td>
<td>1M</td>
<td></td>
<td>1M</td>
<td>cycles</td>
<td>25°C, Vcc = 5.0V, ERAL/WRAL (Note 3)</td>
</tr>
</tbody>
</table>

**Note 1:** This parameter is tested at TAMB = 25°C and FCLK = 1 MHz.

**Note 2:** This parameter is periodically sampled and not 100% tested.

**Note 3:** This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on Microchip’s website: www.microchip.com.

### FIGURE 1-1: SYNCHRONOUS DATA TIMING

![Synchronous Data Timing Diagram](image-url)
### TABLE 1-1: INSTRUCTION SET FOR X 16 ORGANIZATION (B - VERSION DEVICES OR ORG = 1)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>SB</th>
<th>Opcode</th>
<th>Address</th>
<th>Data In</th>
<th>Data Out</th>
<th>Req. CLK Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERASE</td>
<td>1</td>
<td>11</td>
<td>A5 A4 A3 A2 A1 A0</td>
<td>—</td>
<td>(RDY/BSY)</td>
<td>9</td>
</tr>
<tr>
<td>ERAL</td>
<td>1</td>
<td>00</td>
<td>1 0 X X X X</td>
<td>—</td>
<td>(RDY/BSY)</td>
<td>9</td>
</tr>
<tr>
<td>EWDS</td>
<td>1</td>
<td>00</td>
<td>0 0 X X X X</td>
<td>—</td>
<td>HIGH-Z</td>
<td>9</td>
</tr>
<tr>
<td>EWEN</td>
<td>1</td>
<td>00</td>
<td>1 1 X X X X</td>
<td>—</td>
<td>HIGH-Z</td>
<td>9</td>
</tr>
<tr>
<td>READ</td>
<td>1</td>
<td>10</td>
<td>A5 A4 A3 A2 A1 A0</td>
<td>—</td>
<td>D15 - D0</td>
<td>25</td>
</tr>
<tr>
<td>WRITE</td>
<td>1</td>
<td>01</td>
<td>A5 A4 A3 A2 A1 A0</td>
<td>D15 - D0</td>
<td>(RDY/BSY)</td>
<td>25</td>
</tr>
<tr>
<td>WRLA</td>
<td>1</td>
<td>00</td>
<td>0 1 X X X X</td>
<td>D15 - D0</td>
<td>(RDY/BSY)</td>
<td>25</td>
</tr>
</tbody>
</table>

### TABLE 1-2: INSTRUCTION SET FOR X 8 ORGANIZATION (A - VERSION DEVICES OR ORG = 0)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>SB</th>
<th>Opcode</th>
<th>Address</th>
<th>Data In</th>
<th>Data Out</th>
<th>Req. CLK Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERASE</td>
<td>1</td>
<td>11</td>
<td>A6 A5 A4 A3 A2 A1 A0</td>
<td>—</td>
<td>(RDY/BSY)</td>
<td>10</td>
</tr>
<tr>
<td>ERAL</td>
<td>1</td>
<td>00</td>
<td>1 0 X X X X</td>
<td>—</td>
<td>(RDY/BSY)</td>
<td>10</td>
</tr>
<tr>
<td>EWDS</td>
<td>1</td>
<td>00</td>
<td>0 0 X X X X</td>
<td>—</td>
<td>HIGH-Z</td>
<td>10</td>
</tr>
<tr>
<td>EWEN</td>
<td>1</td>
<td>00</td>
<td>1 1 X X X X</td>
<td>—</td>
<td>HIGH-Z</td>
<td>10</td>
</tr>
<tr>
<td>READ</td>
<td>1</td>
<td>10</td>
<td>A6 A5 A4 A3 A2 A1 A0</td>
<td>—</td>
<td>D7 - D0</td>
<td>18</td>
</tr>
<tr>
<td>WRITE</td>
<td>1</td>
<td>01</td>
<td>A6 A5 A4 A3 A2 A1 A0</td>
<td>D7 - D0</td>
<td>(RDY/BSY)</td>
<td>18</td>
</tr>
<tr>
<td>WRLA</td>
<td>1</td>
<td>00</td>
<td>0 1 X X X X</td>
<td>D7 - D0</td>
<td>(RDY/BSY)</td>
<td>18</td>
</tr>
</tbody>
</table>
2.0 FUNCTIONAL DESCRIPTION

When the ORG* pin is connected to VCC, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the READY/BUSY status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CS.

2.1 START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the Standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in. After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new START condition is detected.

2.2 Data In/Data Out (DI/DO)

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a “bus conflict” to occur during the “dummy zero” that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

2.3 Data Protection

During power-up, all programming modes of operation are inhibited until VCC exceeds a typical voltage level of 1.5V for ‘AA’ and ‘LC’ devices or 3.8V for ‘C’ devices.

During power-down, the source data protection circuitry acts to inhibit all programming modes when VCC falls below 1.4V for ‘AA’ and ‘LC’ devices or 3.5V for ‘C’ devices.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

*Org pin is not available on A/B devices
2.4 ERASE

The **ERASE** instruction forces all data bits of the specified address to the logical “1” state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle, except on ‘C’ devices where the rising edge of CLK before the last address bit initiates the write cycle.

The **DO** pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 250 ns low (T<sub>CSL</sub>). DO at logical “0” indicates that programming is still in progress. DO at logical “1” indicates that the register at the specified address has been erased and the device is ready for another instruction.

**FIGURE 2-1: ERASE TIMING FOR 93AA AND 93LC DEVICES**

**FIGURE 2-2: ERASE TIMING FOR 93C DEVICES**
2.5 ERASE ALL (ERAL)

The Erase All (ERAL) instruction will erase the entire memory array to the logical "1" state. The ERAL cycle is identical to the ERASE cycle, except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS, except on 'C' devices where the rising edge of CLK before the last data bit initiates the write cycle. Clocking of the CLK pin is not necessary after the device has entered the ERAL cycle. The DO pin indicates the READY/BUSY status of the device, if CS is brought high after a minimum of 250 ns low (TCSL).

FIGURE 2-3: ERAL TIMING FOR 93AA AND 93LC DEVICES

FIGURE 2-4: ERAL TIMING FOR 93C DEVICES
2.6 ERASE/WRITE DISABLE AND ENABLE (EWDS/EWEN)

The 93XX46, 93XX46A/B powers up in the ERASE/WRITE Disable (EWDS) state. All programming modes must be preceded by an ERASE/WRITE Enable (EWEN) instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device. To protect against accidental data disturbance, the EWDS instruction can be used to disable all ERASE/WRITE functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

FIGURE 2-5: EWDS TIMING

FIGURE 2-6: EWEN TIMING

2.7 READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 8-bit (If ORG pin is low or A-Version devices) or 16-bit (If ORG pin is high or B-version devices) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

FIGURE 2-7: READ TIMING
2.8 WRITE

The WRITE instruction is followed by 8 bits (If ORG is low or A-version parts) or 16 bits (If ORG pin is high or B-version devices) of data which are written into the specified address. After the last data bit is put on the DI pin, the falling edge of CS initiates the self-timed auto-erase and programming cycle, except on 'C' devices where the rising edge of CLK before the last data bit initiates the write cycle.

The DO pin indicates the READY/BUSY status of the device, if CS is brought high after a minimum of 250 ns low (T_{CSL}). DO at logical “0” indicates that programming is still in progress. DO at logical “1” indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

FIGURE 2-8: WRITE TIMING FOR 93AA AND 93LC DEVICES

FIGURE 2-9: WRITE TIMING FOR 93C DEVICES
2.9 WRITE ALL (WRAL)

The Write All (WRAL) instruction will write the entire memory array with the data specified in the command. The WRAL cycle is completely self-timed and commences at the falling edge of the CS, except on 'C' devices where the rising edge of CLK before the last data bit initiates the write cycle. Clocking of the CLK pin is not necessary after the device has entered the WRAL cycle. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction but the chip must be in the EWEN status.

The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 250 ns low (TCSL).

FIGURE 2-10: WRAL TIMING FOR 93AA AND 93LC DEVICES

FIGURE 2-11: WRAL TIMING FOR 93C DEVICES
3.0 PIN DESCRIPTIONS

FIGURE 3-1: PIN DESCRIPTIONS

<table>
<thead>
<tr>
<th>Name</th>
<th>MSOP</th>
<th>6-LEAD SOT-23</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td>1</td>
<td>5</td>
<td>Chip Select</td>
</tr>
<tr>
<td>CLK</td>
<td>2</td>
<td>4</td>
<td>Serial Clock</td>
</tr>
<tr>
<td>DI</td>
<td>3</td>
<td>3</td>
<td>Data In</td>
</tr>
<tr>
<td>DO</td>
<td>4</td>
<td>1</td>
<td>Data Out</td>
</tr>
<tr>
<td>Vss</td>
<td>5</td>
<td>2</td>
<td>Ground</td>
</tr>
<tr>
<td>ORG/NC</td>
<td>6</td>
<td>N/A</td>
<td>Organization / No Connect</td>
</tr>
<tr>
<td>NC</td>
<td>7</td>
<td>N/A</td>
<td>No Connect (No Internal Connect)</td>
</tr>
<tr>
<td>Vcc</td>
<td>8</td>
<td>6</td>
<td>Power Supply</td>
</tr>
</tbody>
</table>

3.1 CHIP SELECT (CS)

A high level selects the device; a low level deselects the device and forces it into Standby mode. However, a programming cycle which is already in progress will be completed, regardless of the Chip Select (CS) input signal. If CS is brought low during a program cycle, the device will go into Standby mode as soon as the programming cycle is completed.

CS must be low for 250 ns minimum (T_{CSL}) between consecutive instructions. If CS is low, the internal control logic is held in a RESET status.

Input filter spike suppression was added to reduce susceptibility to noise.

3.2 SERIAL CLOCK (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93XX series device. Opcodes, address and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at high or low level) and can be continued anytime with respect to clock high time (T_{CKH}) and clock low time (T_{CKL}). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a “Don't Care” if CS is low (device deselected). If CS is high, but the START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for a START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a START condition the specified number of clock cycles (respectively low to high transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address and data bits before an instruction is executed. CLK and DI then become don't care inputs waiting for a new START condition to be detected.

Input filter spike suppression was added to reduce susceptibility to noise.

3.3 DATA IN (DI)

Data In (DI) is used to clock in a START bit, opcode, address and data synchronously with the CLK input.

Input filter spike suppression was added to reduce susceptibility to noise.

3.4 DATA OUT (DO)

Data Out (DO) is used in the READ mode to output data synchronously with the CLK input (T_{PD} after the positive edge of CLK).

This pin also provides READY/BUSY status information during ERASE and WRITE cycles. READY/BUSY status information is available on the DO pin if CS is brought high after being low for minimum chip select low time (T_{CSL}) and an ERASE or WRITE operation has been initiated.

The status signal is not available on DO, if CS is held low during the entire ERASE or WRITE cycle. In this case, DO is in the HIGH-Z mode. If status is checked after the ERASE/ WRITE cycle, the data line will be high to indicate the device is ready.

3.5 ORGANIZATION (ORG)*

When the ORG pin is connected to Vcc or Logic HI, the (x16) memory organization is selected. When the ORG pin is tied to Vss or Logic LO, the (x8) memory organization is selected. For proper operation, ORG must be tied to a valid logic level.

On the dedicated ‘A’ and ‘B’ devices the user selectable ORG function is not present. (No internal connection.)
4.0 PACKAGING INFORMATION

4.1 Package Marking Information

Legend:

XX...X Customer specific information*
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

Notes:

Drawing No. C04-111
ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.
The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape® or Microsoft® Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and
1-480-792-7302 for the rest of the world.

092002
READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To: Technical Publications Manager
   Total Pages Sent ________

RE: Reader Response

From: Name ____________________________

   Company ____________________________
   Address ____________________________
   City / State / ZIP / Country ___________

   Telephone: (______) _________ - _________
   FAX: (______) _________ - _________

Application (optional):

Would you like a reply? ___ Y ___ N

Device: 93XX46, 93XX46A/B

Literature Number: DS21749A

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this document easy to follow? If not, why?

4. What additions to the document do you think would enhance the structure and subject?

5. What deletions from the document could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?
PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<table>
<thead>
<tr>
<th>PART NO.</th>
<th>X</th>
<th>X</th>
<th>X</th>
<th>XX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Pinout</td>
<td>Tape &amp; Reel</td>
<td>Temperature Range</td>
<td>Package</td>
</tr>
<tr>
<td>93AA46:</td>
<td>1K 1.8V Microwire Serial EEPROM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>93AA46A:</td>
<td>1K 1.8V Microwire Serial EEPROM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>93AA46B:</td>
<td>1K 1.8V Microwire Serial EEPROM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>93LC46:</td>
<td>1K 2.5V Microwire Serial EEPROM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>93LC46A:</td>
<td>1K 2.5V Microwire Serial EEPROM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>93LC46B:</td>
<td>1K 2.5V Microwire Serial EEPROM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>93C46:</td>
<td>1K 5.0V Microwire Serial EEPROM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>93C46A:</td>
<td>1K 5.0V Microwire Serial EEPROM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>93C46B:</td>
<td>1K 5.0V Microwire Serial EEPROM</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Pinout: Blank = Standard pinout
Tape & Reel: Blank = Standard packaging
Temperature Range: I = -40°C to +85°C
                  E = -40°C to +125°C
Package: MS = Plastic MSOP (Micro Small outline, 8-lead)
          OT = SOT-23, 6-lead (Tape and Reel only)

Examples:

a) 93AA46-I/MS: 1K, 128x8 or 64x16 Serial EEPROM, MSOP package
b) 93AA46B-I/MS: 1K, 64x16 Serial EEPROM, MSOP package
c) 93AA46AT-I/OT: 1K, 128x8 Serial EEPROM, SOT-23 package, tape and reel
d) 93AA46T-I/MS: 1K, 128x8 or 64x16 Serial EEPROM, MSOP package, tape and reel

ea) 93LC46A-I/MS: 1K, 128x8 Serial EEPROM, MSOP package
b) 93LC46BT-I/OT: 1K, 64x16 Serial EEPROM, SOT-23 package, tape and reel
c) 93LC46B-I/MS: 1K, 64x16 Serial EEPROM, MSOP package

ea) 93C46B-I/MS: 1K, 64x16 Serial EEPROM, MSOP package
b) 93C46-I/MS: 1K, 128x8 or 64x16 Serial EEPROM, MSOP package
c) 93C46AT-I/OT: 1K, 128x8 Serial EEPROM, SOT-23 package, tape and reel

Sales and Support

Data Sheets
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.
Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOG, MPLAB, PIC, PICmicro, PICSTART and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

dsPIC, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICDEM, PICDEM.net, rPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company’s quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001 certified.

Printed on recycled paper.
AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: http://www.microchip.com

Rocky Mountain
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-4338

Atlanta
500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

Boston
2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3841 Fax: 978-692-3821

Chicago
333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas
4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

Detroit
Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Kokomo
2767 S. Albright Road
Kokomo, Indiana 46902
Tel: 765-864-2360 Fax: 765-864-8387

Los Angeles
18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

San Jose
Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

Toronto
6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC
Australia
Microchip Technology Australia Pty Ltd
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing
Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beijiai
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu
Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office
Rm. 2401, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou
Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503505 Fax: 86-591-7503525

China - Shanghai
Microchip Technology Consulting (Shanghai) Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen
Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office
Rm. 1315, 13/F, Shenzhen Kerry Centre,
Co., Ltd., Shenzhen Liaison Office
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-755-82350361 Fax: 86-755-82366086

China - Hong Kong SAR
Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

India
Microchip Technology India
India Liaison Office
Divyasaray Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessy Road
Bangalore, 560 025, India
Tel: 91-80-22900361 Fax: 91-80-2290062

Japan
Microchip Technology Japan K.K.
Benex S-1 1F
3-18-20, Shinyaokahama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea
Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-822
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore
Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 189890
Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan
Microchip Technology (Barbados) Inc.,
Taiwan Branch
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE
Austria
Microchip Technology Austria GmbH
Durlowasserstrasse 2
A-4600 Wels
Austria
Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark
Microchip Technology Nordic ApS
Regus Business Centre
Lautrup høj 1-3
Ballup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

France
Microchip Technology SARL
Parc d’Activite du Moulin de Massay
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany
Microchip Technology GmbH
Steinheilstrasse 10
D-85737 Ismaning, Germany
Tel: 49-89-6334-8870 Fax: 49-89-6334-8850

Italy
Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Centro Direzionale Colleoni
Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom
Microchip Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5869 Fax: 44-118 921-5820

10/18/02