ICs for Communications

ISDN Subscriber Access Controller
ISAC®-S
PEB 2085
PEB 2086

User's Manual 10.94
Data Classification

Maximum Ratings

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25$ °C and the given supply voltage.

Operating Range

In the operating range the functions given in the circuit description are fulfilled.

For detailed technical information about “Processing Guidelines” and “Quality Assurance” for ICs, see our “Product Overview”.

Edition 10.94

This edition was realized using the software system FrameMaker®.

Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, D-81541 München.

© Siemens AG 1994. All Rights Reserved.

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Features</td>
<td>10</td>
</tr>
<tr>
<td>1.1</td>
<td>Features of PEB 2085</td>
<td>10</td>
</tr>
<tr>
<td>1.1.1</td>
<td>Pin Definitions and Functions of PEB 2085</td>
<td>12</td>
</tr>
<tr>
<td>1.1.2</td>
<td>Logic Symbol of PEB 2085</td>
<td>16</td>
</tr>
<tr>
<td>1.2</td>
<td>Features of PEB 2086</td>
<td>17</td>
</tr>
<tr>
<td>1.2.1</td>
<td>Pin Definitions and Functions of PEB 2086</td>
<td>19</td>
</tr>
<tr>
<td>1.2.2</td>
<td>Logic Symbol of PEB 2086</td>
<td>23</td>
</tr>
<tr>
<td>1.3</td>
<td>Functional Block Diagram</td>
<td>24</td>
</tr>
<tr>
<td>1.4</td>
<td>System Integration</td>
<td>25</td>
</tr>
<tr>
<td>1.4.1</td>
<td>ISDN Applications</td>
<td>25</td>
</tr>
<tr>
<td>1.4.2</td>
<td>Microprocessor Environment</td>
<td>28</td>
</tr>
<tr>
<td>2</td>
<td>Functional Description</td>
<td>31</td>
</tr>
<tr>
<td>2.1</td>
<td>General Functions and Device Architecture</td>
<td>31</td>
</tr>
<tr>
<td>2.2</td>
<td>Interface and Operating Modes</td>
<td>32</td>
</tr>
<tr>
<td>2.2.1</td>
<td>IOM®-1 Interface Mode (ADF2:IMS=0)</td>
<td>32</td>
</tr>
<tr>
<td>2.2.2</td>
<td>IOM®-2 Interface Mode (ADF2:IMS=1)</td>
<td>36</td>
</tr>
<tr>
<td>2.3</td>
<td>IOM®-1 Mode Functions</td>
<td>40</td>
</tr>
<tr>
<td>2.3.1</td>
<td>IOM®-1 Frame Structure / Timing Modes</td>
<td>40</td>
</tr>
<tr>
<td>2.3.2</td>
<td>IOM®-1 Interface Connections</td>
<td>43</td>
</tr>
<tr>
<td>2.3.3</td>
<td>SLD Interface</td>
<td>44</td>
</tr>
<tr>
<td>2.3.4</td>
<td>SSI (Serial Port A)</td>
<td>46</td>
</tr>
<tr>
<td>2.3.5</td>
<td>B-Channel Switching</td>
<td>47</td>
</tr>
<tr>
<td>2.3.6</td>
<td>mP Access to B Channels</td>
<td>48</td>
</tr>
<tr>
<td>2.3.7</td>
<td>MONITOR Channel Handling</td>
<td>54</td>
</tr>
<tr>
<td>2.3.8</td>
<td>Command/Indicate (C/I) Channel Handling</td>
<td>55</td>
</tr>
<tr>
<td>2.4</td>
<td>IOM®-2 Mode Functions</td>
<td>58</td>
</tr>
<tr>
<td>2.4.1</td>
<td>IOM®-2 Frame Structure / Timing Modes</td>
<td>58</td>
</tr>
<tr>
<td>2.4.2</td>
<td>IOM®-2 Interface Connections</td>
<td>61</td>
</tr>
<tr>
<td>2.4.3</td>
<td>mP Access to B and IC Channels</td>
<td>68</td>
</tr>
<tr>
<td>2.4.4</td>
<td>MONITOR Channel Handling</td>
<td>71</td>
</tr>
<tr>
<td>Table of Contents</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>-------------------------------------------------------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>2.4.5 C/I Channel Handling</td>
<td>74</td>
<td></td>
</tr>
<tr>
<td>2.4.6 TIC Bus Access</td>
<td>76</td>
<td></td>
</tr>
<tr>
<td>2.5 Layer-1 Functions for the S/T Interface</td>
<td>79</td>
<td></td>
</tr>
<tr>
<td>2.5.1 S/T Interface</td>
<td>81</td>
<td></td>
</tr>
<tr>
<td>2.5.2 Analog Functions</td>
<td>82</td>
<td></td>
</tr>
<tr>
<td>2.5.3 S/T Interface Circuitry</td>
<td>84</td>
<td></td>
</tr>
<tr>
<td>2.5.3.1 S/T Interface Pre-Filter (PEB 2085 only)</td>
<td>84</td>
<td></td>
</tr>
<tr>
<td>2.5.3.2 External Protection Circuitry</td>
<td>85</td>
<td></td>
</tr>
<tr>
<td>2.5.4 Receiver Functions</td>
<td>88</td>
<td></td>
</tr>
<tr>
<td>2.5.4.1 Receive Signal Oversampling</td>
<td>89</td>
<td></td>
</tr>
<tr>
<td>2.5.4.2 Adaptive Receiver Characteristics</td>
<td>90</td>
<td></td>
</tr>
<tr>
<td>2.5.4.3 Level Detection Power Down (TE mode)</td>
<td>91</td>
<td></td>
</tr>
<tr>
<td>2.5.5 Timing Recovery</td>
<td>91</td>
<td></td>
</tr>
<tr>
<td>2.5.6 Activation/Deactivation</td>
<td>94</td>
<td></td>
</tr>
<tr>
<td>2.5.6.1 FAinfA_1fr</td>
<td>94</td>
<td></td>
</tr>
<tr>
<td>2.5.6.2 FAinfB_1fr</td>
<td>94</td>
<td></td>
</tr>
<tr>
<td>2.5.6.3 FAinfD_1fr</td>
<td>95</td>
<td></td>
</tr>
<tr>
<td>2.5.6.4 FAinfA_kfr</td>
<td>95</td>
<td></td>
</tr>
<tr>
<td>2.5.6.5 FAinfB_kfr</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>2.5.6.6 FAinfD_kfr</td>
<td>96</td>
<td></td>
</tr>
<tr>
<td>2.5.6.7 FAregain</td>
<td>97</td>
<td></td>
</tr>
<tr>
<td>2.5.7 D-Channel Access</td>
<td>98</td>
<td></td>
</tr>
<tr>
<td>2.5.8 S- and Q-Channel Access</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>2.5.9 S-Frame and Multiframe Synchronization (PEB 2086 only)</td>
<td>102</td>
<td></td>
</tr>
<tr>
<td>2.5.9.1 S-Frame Start (LT-S, NT mode)</td>
<td>102</td>
<td></td>
</tr>
<tr>
<td>2.5.9.2 Multiframe / Superframe Synchronization (LT-S, NT-Mode)</td>
<td>102</td>
<td></td>
</tr>
<tr>
<td>2.5.9.3 M-Bit Output (TE Mode)</td>
<td>103</td>
<td></td>
</tr>
<tr>
<td>2.6 Terminal Specific Functions</td>
<td>104</td>
<td></td>
</tr>
<tr>
<td>2.7 Test Functions</td>
<td>106</td>
<td></td>
</tr>
<tr>
<td>2.8 Layer-2 Functions for the ISDN Basic Access</td>
<td>107</td>
<td></td>
</tr>
</tbody>
</table>
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.8.1</td>
<td>Message Transfer Modes</td>
<td>108</td>
</tr>
<tr>
<td>2.8.2</td>
<td>Protocol Operations (auto mode)</td>
<td>109</td>
</tr>
<tr>
<td>2.8.3</td>
<td>Reception of Frames</td>
<td>110</td>
</tr>
<tr>
<td>2.8.4</td>
<td>Transmission of Frames</td>
<td>114</td>
</tr>
<tr>
<td>2.8.5</td>
<td>Documentation of the Auto Mode</td>
<td>117</td>
</tr>
<tr>
<td>2.8.5.1</td>
<td>Legend of the Auto-Mode-Documentation</td>
<td>118</td>
</tr>
<tr>
<td>2.8.5.2</td>
<td>Additional General Considerations when Using the Auto Mode</td>
<td>121</td>
</tr>
<tr>
<td>2.8.5.3</td>
<td>Dealing with Error Conditions</td>
<td>122</td>
</tr>
<tr>
<td>3.1</td>
<td>Microprocessor Interface Operation</td>
<td>160</td>
</tr>
<tr>
<td>3.2</td>
<td>Interrupt Structure and Logic</td>
<td>162</td>
</tr>
<tr>
<td>3.2.1</td>
<td>Activation/Deactivation of IOM\textsuperscript{®} Interface</td>
<td>166</td>
</tr>
<tr>
<td>3.2.2</td>
<td>Activation/Deactivation of S/T Interface</td>
<td>170</td>
</tr>
<tr>
<td>3.2.2.1</td>
<td>Layer-1 Command/Indication Codes and State Diagrams in TE/LT-T Modes</td>
<td>171</td>
</tr>
<tr>
<td>3.2.2.2</td>
<td>Layer-1 Command/Indication Codes and State Diagrams in LT-S Mode</td>
<td>177</td>
</tr>
<tr>
<td>3.2.2.3</td>
<td>Layer-1 Command/Indication Codes and State Diagrams in NT Mode</td>
<td>180</td>
</tr>
<tr>
<td>3.3</td>
<td>Control of Layer-2 Data Transfer</td>
<td>183</td>
</tr>
<tr>
<td>3.3.1</td>
<td>HDLC Frame Reception</td>
<td>184</td>
</tr>
<tr>
<td>3.3.2</td>
<td>HDLC Frame Transmission</td>
<td>187</td>
</tr>
<tr>
<td>3.4</td>
<td>Reset</td>
<td>190</td>
</tr>
<tr>
<td>3.5</td>
<td>Initialization</td>
<td>192</td>
</tr>
<tr>
<td>4.1</td>
<td>HDLC Operation and Status Registers</td>
<td>200</td>
</tr>
<tr>
<td>4.1.1</td>
<td>Receive FIFO RFIFO Read Address 00-1FH</td>
<td>200</td>
</tr>
<tr>
<td>4.1.2</td>
<td>Transmit FIFO XFIFO Write Address 00-1FH</td>
<td>200</td>
</tr>
<tr>
<td>4.1.3</td>
<td>Interrupt Status Register ISTA Read Address 20H</td>
<td>200</td>
</tr>
<tr>
<td>4.1.4</td>
<td>Mask Register MASK Write Address 20H</td>
<td>201</td>
</tr>
<tr>
<td>4.1.5</td>
<td>Status Register STAR Read Address 21H</td>
<td>201</td>
</tr>
<tr>
<td>4.1.6</td>
<td>Command Register CMDR Write Address 21H</td>
<td>203</td>
</tr>
</tbody>
</table>
Table of Contents

4.1.7 Mode Register MODE Read/Write Address 22H ......................... 204
4.1.8 Timer Register TIMR Read/Write Address 23H ......................... 207
4.1.9 Extended Interrupt Register EXIR Read Address 24H ................. 209
4.1.10 Transmit Address 1 XAD1 Write Address 24H ......................... 210
4.1.11 Receive Frame Byte Count Low RBCL Read Address 25H ............... 211
4.1.12 Transmit Address 2 XAD2 Write Address 25H ......................... 211
4.1.13 Received SAPI Register SAPR Read Address 26H ....................... 211
4.1.14 SAPI1 Register SAP1 Write Address 26H ............................... 212
4.1.15 Receive Status Register RSTA Read Address 27H ....................... 212
4.1.16 SAPI2 Register SAP2 Write Address 27H ............................... 214
4.1.17 TEI1 Register T1E1 Write Address 28H ............................... 214
4.1.18 Receive HDLC Control Register RHCR Read Address 29H ............... 215
4.1.19 TEI2 Register TEI2 Write Address 29H ............................... 216
4.1.20 Receive Frame Byte Count High RBCH Read Address 2AH ............. 216
4.1.21 Status Register 2 STAR2 Read/Write Address 2BH ...................... 217
4.2 Special Purpose Registers: IOM®-1 Mode ..................................... 219
4.2.1 Serial Port Control Register SPCR Read/Write Address 30H ........... 219
4.2.2 Command/Indication Receive Register CIRR Read Address 31H ....... 220
4.2.3 Command/Indication Transmit Register CIXR Write Address 31H ...... 221
4.2.4 MONITOR Receive Register MOR Read Address 32H ............... 222
4.2.5 MONITOR Transmit Register MOX Write Address 32H ............... 222
4.2.6 SIP Signaling Code Receive SSCR Read Address 33H ............... 223
4.2.7 SIP Signaling Code Transmit SSCX Write Address 33H ............... 223
4.2.8 SIP Feature Control Read SFCR Read Address 34H ....................... 223
4.2.9 SIP Feature Control Write SFCW Write Address 34H ..................... 223
4.2.10 Channel Register 1 C1R Read/Write Address 35H ..................... 224
4.2.11 Channel Register 2 C2R Read/Write Address 36H ..................... 224
4.2.12 B1 Channel Register B1CR Read Address 37H ......................... 224
4.2.13 Synchronous Transfer Control Register STCR Write Address 37H ...... 224
4.2.14 B2 Channel Register B2CR Read Address 38H ......................... 226
Table of Contents

4.2.15 Additional Feature Register 1 ADF1 Write Address 38H .................................................. 226
4.2.16 Additional Feature Register 2 ADF2 Read/Write Address 39H ............................................. 228
4.2.17 S, Q Channel Receive Register SQRR Read Address 3BH ..................................................... 228
4.2.18 S, Q Channel Transmit Register SQXR Write Address 3BH ..................................................... 229
4.3 Special Purpose Registers: IOM®-2 Mode .......................................................... 230
4.3.1 Serial Port Control Register spcr Read/Write Address 30H ..................................................... 230
4.3.2 Command/Indication Receive 0 CIR0 Read Address 31H ....................................................... 231
4.3.3 Command/Indication Transmit 0 CIX0 Write Address 31H ..................................................... 232
4.3.4 MONITOR Receive Channel 0 MOR0 Read Address 32H ....................................................... 233
4.3.5 MONITOR Transmit Channel 0 MOX0 Write Address 32H ....................................................... 233
4.3.6 Command/Indication Receive 1 CIR1 Read Address 33H ....................................................... 233
4.3.7 Command/Indication Transmit 1 CIX1 Write Address 33H ....................................................... 234
4.3.8 MONITOR Receive Channel 1 MOR1 Read Address 34H ....................................................... 234
4.3.9 MONITOR Transmit Channel 1 MOX1 Write Address 34H ....................................................... 234
4.3.10 Channel Register 1C1R Read/Write Address 35H ............................................................... 235
4.3.11 Channel Register 2 C2R Read/Write Address 36H ............................................................... 235
4.3.12 B1 Channel Register B1CR Read Address 37H ............................................................... 235
4.3.13 Synchronous Transfer Control Register STCR Write Address 37H ....................................... 235
4.3.14 B2 Channel Register B2CR Read Address 38H ............................................................... 237
4.3.15 Additional Feature Register 1 ADF1 Write Address 38H ....................................................... 237
4.3.16 Additional Feature Register 2 ADF2 Read/Write Address 39H .................................................. 239
4.3.17 MONITOR Status Register MOSR Read Address 3AH ......................................................... 240
4.3.18 MONITOR Control Register MOCR Write Address 3AH ......................................................... 240
4.3.19 S, Q Channel Receive Register SQRR Read Address 3BH ......................................................... 241
4.3.20 S, Q Channel Transmit Register SQXR Write Address 3BH ......................................................... 242

5 Electrical Characteristics ................................................................. 244

6 ISAC®-S Low Level Controller ............................................................ 272
6.1 Architecture and Functions .......................................................... 272
6.2 Summary of LLC Functions .......................................................... 274
6.2.1 Layer 1 Related Functions .......................................................... 274
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.2.2</td>
<td>HDLC Controller Related Functions</td>
<td>274</td>
</tr>
<tr>
<td>6.2.3</td>
<td>External Functions</td>
<td>275</td>
</tr>
<tr>
<td>6.3</td>
<td>LLC Code Elements</td>
<td>277</td>
</tr>
<tr>
<td>6.3.1</td>
<td>Structures</td>
<td>277</td>
</tr>
<tr>
<td>6.3.2</td>
<td>Definitions and Naming Conventions</td>
<td>278</td>
</tr>
<tr>
<td>6.3.2.1</td>
<td>Type Definitions</td>
<td>278</td>
</tr>
<tr>
<td>6.3.2.2</td>
<td>Macro Definitions</td>
<td>279</td>
</tr>
<tr>
<td>6.3.2.3</td>
<td>Register Bit Definitions</td>
<td>280</td>
</tr>
<tr>
<td>6.4</td>
<td>LLC Routine Reference</td>
<td>281</td>
</tr>
<tr>
<td>6.4.1</td>
<td>ISAC®-S Layer-1 Functions: The SBC Part</td>
<td>281</td>
</tr>
<tr>
<td>6.4.2</td>
<td>ISAC®-S HDLC Controller Related Functions: The ICC Part</td>
<td>282</td>
</tr>
<tr>
<td>6.5</td>
<td>Listing of Driver Routines</td>
<td>285</td>
</tr>
<tr>
<td>7</td>
<td>Package Outlines</td>
<td>317</td>
</tr>
</tbody>
</table>
Introduction

The PEB 2085/2086 ISAC®-S implements the four-wire S/T interface used to link voice/data terminals to an ISDN.

The PEB 2085 combines the functions of the S-Bus Interface Circuit (SBC: PEB 2080) and the ISDN Communications Controller (ICC: PEB 2070) on one chip.

The component switches B and D channels between the S/T and the ISDN Oriented Modular (IOM®) interfaces, the latter being a standard backplane interface for the ISDN basic access.

The device provides all electrical and logical functions of the S/T interface, such as: activation/deactivation, mode dependent timing recovery and D channel access and priority control.

The HDLC packets of the ISDN D channel are handled by the ISAC-S which interfaces them to the associated microcontroller. In one of its operating modes the device offers high level support of layer-2 functions of the LAPD protocol.

The ISAC-S is a CMOS device, available in a P-DIP-40 (PEB 2085 only), P-LCC-44 and P-MQFP-64 (PEB 2086 only) package. It operates from a single +5 V supply and features a power-down state with very low power consumption.
1 Features

1.1 Features of PEB 2085

- Full duplex 2B + D S/T interface transceiver according to CCITT I.430
- Conversion of the frame structure between the S/T interface and IOM
- Receive timing recovery according to selected operating mode
- D-channel access control
- Activation and deactivation procedures, with automatic wake-up from power-down state
- Access to S and Q bits of S/T interface
- Adaptively switched receive thresholds
- Frame alignment with absorption of phase wander in NT2 network side applications
- Support of LAPD protocol
- FIFO buffer (2 x 64 bytes) for efficient transfer of D-channel packets
- 8-bit microprocessor interface, multiplexed or non-multiplexed
- Serial interfaces: IOM-1, SLD, SSI IOM-2
- Implementation of IOM-1/IOM-2 MONITOR and C/I channel protocol to control peripheral devices
- μP access to B-channels and intercommunication channels
- B-channel switching
- Watchdog timer
- Test loops
- Advanced CMOS technology
- Low power consumption: standby 8 mW active 80 mW

<table>
<thead>
<tr>
<th>Type</th>
<th>Ordering Code</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>PEB 2085N</td>
<td>Q67100-H6218</td>
<td>P-LCC-44-1 (SMD)</td>
</tr>
<tr>
<td>PEB 2085P</td>
<td>Q67100-H6219</td>
<td>P-DIP-40-2</td>
</tr>
</tbody>
</table>
Pin Configurations
(top view)
1.1.1 Pin Definitions and Functions of PEB 2085

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Symbol</th>
<th>Input (I)</th>
<th>Output (O)</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>P-DIP-40</td>
<td>P-LCC-44</td>
<td>I/O</td>
<td>Open Drain (OD)</td>
<td></td>
</tr>
<tr>
<td>37</td>
<td>37</td>
<td>CS</td>
<td>I</td>
<td>Chip Select: A &quot;Low&quot; on this line selects the ISAC-S for a read/write operation.</td>
</tr>
<tr>
<td>38</td>
<td>42</td>
<td>AD0/D0</td>
<td>I/O</td>
<td>Multiplexed Bus Mode: Address/data bus transfers addresses from the ( \mu )P system to the ISAC-S and data between the ( \mu )P system and the ISAC-S.</td>
</tr>
<tr>
<td>39</td>
<td>43</td>
<td>AD1/D1</td>
<td>I/O</td>
<td>Non-Multiplexed Bus Mode: Data bus. Transfers data between the ( \mu )P system and the ISAC-S.</td>
</tr>
<tr>
<td>40</td>
<td>44</td>
<td>AD2/D2</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>AD3/D3</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>AD4/D4</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>AD5/D5</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>AD6/D6</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>AD7/D7</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>41</td>
<td>R/W</td>
<td>I</td>
<td>Read/Write: When &quot;High&quot; identifies a valid ( \mu )P access as a read operation. When &quot;Low&quot;, identifies a valid ( \mu )P access as a write operation (Motorola bus mode).</td>
</tr>
<tr>
<td>35</td>
<td>38</td>
<td>WR</td>
<td>I</td>
<td>Write: This signal indicates a write operation (Intel bus mode).</td>
</tr>
<tr>
<td>36</td>
<td>39</td>
<td>DS</td>
<td>I</td>
<td>Data Strobe: The rising edge marks the end of a valid read or write operation (Motorola bus mode).</td>
</tr>
<tr>
<td>20</td>
<td>23</td>
<td>RD</td>
<td>I</td>
<td>Read: This signal indicates a read operation (Intel bus mode).</td>
</tr>
<tr>
<td>33</td>
<td>36</td>
<td>INT</td>
<td>OD</td>
<td>Interrupt Request: The signal is activated when the ISAC-S requests an interrupt. It is an open drain output.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ALE</td>
<td>I</td>
<td>Address Latch Enable: A high on this line indicates an address on the external address bus (multiplexed bus type only). ALE also selects the microprocessor interface type (multiplexed or non-multiplexed) P-LCC only.</td>
</tr>
</tbody>
</table>
Pin Definitions and Functions of PEB 2085 (cont’d)

<table>
<thead>
<tr>
<th>Pin No. P-DIP-40</th>
<th>Pin No. P-LCC-44</th>
<th>Symbol</th>
<th>Input (I)</th>
<th>Output (O)</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>8</td>
<td>SCA</td>
<td>O</td>
<td></td>
<td><strong>Serial Clock Port A,</strong> IOM-1 timing mode 0. A 128-kHz data clock signal for serial port A (SSI). <strong>Frame Sync Delayed,</strong> IOM-1 timing mode 1. An 8-kHz synchronization signal, delayed by 1/8 of a frame, for IOM-1 is supplied. In this mode a minimal round-trip delay for B1 and B2 channels is guaranteed. <strong>Serial Data Strobe 2,</strong> IOM-2 mode. A programmable strobe signal, selecting either one or two B or IC channels on the IOM-2 interface, is supplied via this line. After reset, SCA/FSD/SDS2 takes on its function only after a write access to SPCR is made.</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>FSD</td>
<td>O</td>
<td></td>
<td><strong>Frame Sync 1:</strong> LT-S/NT/LT-T: input synchronization signal, IOM-1 and IOM-2 mode. TE: a programmable strobe output, selecting either B1 or B2 channel on the SSI interface, IOM-1 mode. TE: frame sync output, &quot;High&quot; during channel 0 on the IOM-2 interface, IOM-2 mode.</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
<td>SDS2</td>
<td>O</td>
<td></td>
<td><strong>Frame Sync 2:</strong> LT-S/LT-T/NT: input synchronization signal IOM®-1 and IOM®-2 mode. TE: programmable strobe output, selecting either B1 or B2 channel on the SSI interface. TE: Pull-up connection for IDP1, IOM-2 mode.</td>
</tr>
<tr>
<td>8</td>
<td>9</td>
<td>RST</td>
<td>I/O</td>
<td></td>
<td><strong>Data Clock:</strong> Clock of frequency equal to twice the data rate on the IOM interface. LT-S/LT-T: clock input 512-kHz IOM-1 mode, 1536-kHz IOM-2 mode. TE: clock output 512-kHz IOM-1 mode, 1536-kHz IOM-2 mode. NT: clock input 512-kHz</td>
</tr>
</tbody>
</table>
### Pin Definitions and Functions of PEB 2085 (cont’d)

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin No.</th>
<th>Symbol</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>P-DIP-40</td>
<td>P-LCC-44</td>
<td></td>
<td></td>
</tr>
<tr>
<td>–</td>
<td>40</td>
<td>A0</td>
<td>I</td>
</tr>
<tr>
<td>–</td>
<td>6</td>
<td>A1</td>
<td>I</td>
</tr>
<tr>
<td>–</td>
<td>5</td>
<td>A2</td>
<td>I</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>SDAR</td>
<td>I</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>–</td>
<td>18</td>
<td>A3</td>
<td>I</td>
</tr>
<tr>
<td>–</td>
<td>10</td>
<td>A5</td>
<td>I</td>
</tr>
<tr>
<td>9</td>
<td>10</td>
<td>SIP</td>
<td>I/O</td>
</tr>
<tr>
<td>9</td>
<td>10</td>
<td>EAW</td>
<td>I</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDAX</td>
<td>O</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
<td>SDS1</td>
<td>O</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>15</td>
<td>M1</td>
<td>I</td>
</tr>
<tr>
<td>18</td>
<td>21</td>
<td>M0</td>
<td>I</td>
</tr>
<tr>
<td>15</td>
<td>16</td>
<td>X2</td>
<td>I/O</td>
</tr>
<tr>
<td>17</td>
<td>20</td>
<td>X1</td>
<td>I/O</td>
</tr>
<tr>
<td>16</td>
<td>19</td>
<td>X0</td>
<td>I</td>
</tr>
<tr>
<td>19</td>
<td>22</td>
<td>CP</td>
<td>I/O</td>
</tr>
<tr>
<td>19</td>
<td>22</td>
<td>BCL</td>
<td>O</td>
</tr>
</tbody>
</table>
### Pin Definitions and Functions of PEB 2085 (cont’d)

<table>
<thead>
<tr>
<th>Pin No. P-DIP-40</th>
<th>Pin No. P-LCC-44</th>
<th>Symbol</th>
<th>Input (I) Output (O)</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>11</td>
<td>V&lt;sub&gt;SSD&lt;/sub&gt;</td>
<td>–</td>
<td>Digital ground</td>
</tr>
<tr>
<td>21</td>
<td>24</td>
<td>V&lt;sub&gt;SSA&lt;/sub&gt;</td>
<td>–</td>
<td>Analog ground</td>
</tr>
<tr>
<td>28</td>
<td>31</td>
<td>V&lt;sub&gt;DD&lt;/sub&gt;</td>
<td>–</td>
<td>Power supply (5 V ± 5%)</td>
</tr>
<tr>
<td>23</td>
<td>26</td>
<td>XTAL1</td>
<td>I</td>
<td>Connection for crystal or external clock input</td>
</tr>
<tr>
<td>22</td>
<td>25</td>
<td>XTAL2</td>
<td>O</td>
<td>Connection for external crystal. Left unconnected if external clock is used.</td>
</tr>
<tr>
<td>24</td>
<td>27</td>
<td>SR2</td>
<td>I</td>
<td>S Bus Receiver Input</td>
</tr>
<tr>
<td>25</td>
<td>28</td>
<td>SR1</td>
<td>O</td>
<td>S Bus Receiver Output (2.5 V reference)</td>
</tr>
<tr>
<td>26</td>
<td>29</td>
<td>UFI</td>
<td>O</td>
<td>Connection for external pre-filter for S Bus receiver, if used.</td>
</tr>
<tr>
<td>29</td>
<td>32</td>
<td>SX1</td>
<td>O</td>
<td>S Bus Transmitter Output (positive)</td>
</tr>
<tr>
<td>30</td>
<td>33</td>
<td>SX2</td>
<td>O</td>
<td>S Bus Transmitter Output (negative)</td>
</tr>
<tr>
<td>31</td>
<td>34</td>
<td>IDP0(DD) IDP1(DU)</td>
<td>I/O</td>
<td>IOM Data Port 0 (DD) IOM Data Port 1 (DU)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IOM-1: IDP1: Open-drain with internal pull-up resistor</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IDP0: Push-pull</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>IOM-2: Open drain without internal pull-up resistor or push-pull (ADF2:ODS)</td>
</tr>
</tbody>
</table>
1.1.2 Logic Symbol of PEB 2085

Figure 1
Logic Symbol of the ISAC®-S

*) Terminating resistors only at the far ends of the connection
1.2 Features of PEB 2086

Enhanced version of the PEB 2085 with following new features:

- Symmetrical S/T-interface receiver
- B-channel mapping on SSI-interface
- Demultiplexed microprocessor interface in IOM\textsuperscript{	extregistered}.1 mode
- Multiframe synchronization

<table>
<thead>
<tr>
<th>Type</th>
<th>Ordering Code</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>PEB 2086H</td>
<td>Q67100-H6307</td>
<td>P-MQFP-64-1 (SMD)</td>
</tr>
<tr>
<td>PEB 2086N</td>
<td>Q67100-H6356</td>
<td>P-LCC-44-1 (SMD)</td>
</tr>
</tbody>
</table>

The PEB 2086 is an enhanced version of the PEB 2085. The PEB 2086 includes a symmetrical S/T-interface receiver and may use the M-bit of the S/T-interface frame for synchronization purposes.

The PEB 2086 is software compatible to the PEB 2085.
1.2.1 Pin Definitions and Functions of PEB 2086

<table>
<thead>
<tr>
<th>Pin No. P-MQFP-64</th>
<th>Pin No. P-LCC-44</th>
<th>Symbol</th>
<th>Input (I)</th>
<th>Output (O)</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>37</td>
<td>41</td>
<td>AD0/D0</td>
<td>I/O</td>
<td></td>
<td>Multiplexed Bus Mode: Address/data bus transfers addresses from the μP system to the ISAC-S and data between the μP system and the ISAC-S.</td>
</tr>
<tr>
<td>38</td>
<td>42</td>
<td>AD1/D1</td>
<td>I/O</td>
<td></td>
<td></td>
</tr>
<tr>
<td>39</td>
<td>43</td>
<td>AD2/D2</td>
<td>I/O</td>
<td></td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>44</td>
<td>AD3/D3</td>
<td>I/O</td>
<td></td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>1</td>
<td>AD4/D4</td>
<td>I/O</td>
<td></td>
<td>Non-Multiplexed Bus Mode: Data bus. Transfers data between the μP system and the ISAC-S.</td>
</tr>
<tr>
<td>42</td>
<td>2</td>
<td>AD5/D5</td>
<td>I/O</td>
<td></td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>3</td>
<td>AD6/D6</td>
<td>I/O</td>
<td></td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>4</td>
<td>AD7/D7</td>
<td>I/O</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>37</td>
<td>CS</td>
<td>I</td>
<td></td>
<td>Chip Select: A “Low” on this line selects the ISAC-S for a read/write operation.</td>
</tr>
<tr>
<td>28</td>
<td>38</td>
<td>R/W</td>
<td>I</td>
<td></td>
<td>Read/Write: When “High” identifies a valid μP access as a read operation. When “Low”, identifies a valid μP access as a write operation (Motorola bus mode).</td>
</tr>
<tr>
<td>28</td>
<td>38</td>
<td>WR</td>
<td>I</td>
<td></td>
<td>Write: This signal indicates a write operation (Intel bus mode).</td>
</tr>
<tr>
<td>29</td>
<td>39</td>
<td>DS</td>
<td>I</td>
<td></td>
<td>Data Strobe: The rising edge marks the end of a valid read or write operation (Motorola bus mode).</td>
</tr>
<tr>
<td>29</td>
<td>39</td>
<td>RD</td>
<td>I</td>
<td></td>
<td>Read: This signal indicates a read operation (Intel bus mode).</td>
</tr>
<tr>
<td>8</td>
<td>23</td>
<td>INT</td>
<td>OD</td>
<td></td>
<td>Interrupt Request: The signal is activated when the ISAC-S requests an interrupt. It is an open drain output.</td>
</tr>
<tr>
<td>26</td>
<td>36</td>
<td>ALE</td>
<td>I</td>
<td></td>
<td>Address Latch Enable: A high on this line indicates an address on the external address bus (multiplexed bus type only). ALE also selects the microprocessor interface type (multiplexed or non-multiplexed).</td>
</tr>
</tbody>
</table>
### Pin Definitions and Functions of PEB 2086 (cont’d)

<table>
<thead>
<tr>
<th>Pin No. P-MQFP-64</th>
<th>Pin No. P-LCC-44</th>
<th>Symbol</th>
<th>Input (I)</th>
<th>Output (O)</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>53</td>
<td>8</td>
<td>SCA</td>
<td>O</td>
<td></td>
<td>Serial Clock Port A, IOM-1 timing mode 0. A 128-kHz data clock signal for serial port A (SSI).</td>
</tr>
<tr>
<td>53</td>
<td>8</td>
<td>FSD</td>
<td>O</td>
<td></td>
<td><strong>Frame Sync Delayed</strong>, IOM-1 timing mode 1. An 8-kHz synchronization signal, delayed by 1/8 of a frame, for IOM-1 is supplied. In this mode a minimal round-trip delay for B1- and B2-channels is guaranteed.</td>
</tr>
<tr>
<td>53</td>
<td>8</td>
<td>SDS2</td>
<td>O</td>
<td></td>
<td><strong>Serial Data Strobe 2</strong>, IOM-2 mode. A programmable strobe signal, selecting either one or two B- or IC-channels on the IOM-2 interface, is supplied via this line. After reset, SCA/FSD/SDS2 takes on its function only after a write access to SPCR is made.</td>
</tr>
<tr>
<td>54</td>
<td>9</td>
<td>RST</td>
<td>I/O</td>
<td></td>
<td><strong>Reset</strong>: A “High” on this input forces the ISAC-S into reset state. The minimum pulse length is four DCL-clock periods or four ms. If the terminal specific functions are enabled, the ISAC-S may also supply a reset signal.</td>
</tr>
<tr>
<td>59</td>
<td>13</td>
<td>FSC1</td>
<td>I/O</td>
<td></td>
<td><strong>Frame Sync 1</strong>: LT-S/NT/LT-T: input synchronization signal, IOM-1 and IOM-2 mode. TE: a programmable strobe output, selecting either B1- or B2-channel on the SSI-interface, IOM-1 mode. TE: frame sync output, “High” during channel 0 on the IOM-2 interface, IOM-2 mode.</td>
</tr>
<tr>
<td>60</td>
<td>14</td>
<td>FSC2</td>
<td>I/O</td>
<td></td>
<td><strong>Frame Sync 2</strong>: LT-S/LT-T/NT: input synchronization signal, IOM-1 and IOM-2 mode. TE: programmable strobe output, selecting either B1- or B2-channel on the SSI-interface, IOM-1 mode. TE: Pull-up connection for IDP1, IOM-2 mode.</td>
</tr>
</tbody>
</table>
### Pin Definitions and Functions of PEB 2086 (cont’d)

<table>
<thead>
<tr>
<th>Pin No. P-MQFP-64</th>
<th>Pin No. P-LCC-44</th>
<th>Symbol</th>
<th>Input (I) Output (O) Open Drain (OD)</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>58</td>
<td>12</td>
<td>DCL</td>
<td>I/O</td>
<td>Data Clock: Clock of frequency equal to twice the data rate on the IOM-interface. LT-S/LT-T: clock input 512-kHz IOM-1 mode 4096-kHz IOM-2 mode. TE: clock output 512-kHz IOM-1 mode 1536-kHz IOM-2 mode. NT: clock input 512-kHz.</td>
</tr>
<tr>
<td>30</td>
<td>40</td>
<td>A0</td>
<td>I</td>
<td>Address Bit 0 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>51</td>
<td>6</td>
<td>A1</td>
<td>I</td>
<td>Address Bit 1 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>50</td>
<td>5</td>
<td>A2</td>
<td>I</td>
<td>Address Bit 2 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>49</td>
<td>5</td>
<td>SDAR</td>
<td>I</td>
<td>Serial Data Port A Receive. Serial data is received on this pin at standard TTL or CMOS level. An integrated pull-up circuit enables connection of an open-drain/open collector driver without an external pull-up resistor. SDAR is used only if IOM-1 mode is selected.</td>
</tr>
<tr>
<td>64</td>
<td>18</td>
<td>A3</td>
<td>I</td>
<td>Address Bit 3 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>63</td>
<td>17</td>
<td>A4</td>
<td>I</td>
<td>Address Bit 4 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>55</td>
<td>10</td>
<td>A5</td>
<td>I</td>
<td>Address Bit 5 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>56</td>
<td>10</td>
<td>SIP</td>
<td>I/O</td>
<td>SLD Interface Port, IOM-1 mode. This line transmits and receives serial data at standard TTL or CMOS levels. External Awake (terminal specific function). If a falling edge on this input is detected, the ISAC-S generates an interrupt and, if enabled, a reset pulse.</td>
</tr>
<tr>
<td>56</td>
<td>10</td>
<td>EAW</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>52</td>
<td>7</td>
<td>SDAX</td>
<td>O</td>
<td>Serial Data Port A Transmit, IOM-1 mode. Transmit data is shifted out via this pin at standard TTL or CMOS levels.</td>
</tr>
<tr>
<td>52</td>
<td>7</td>
<td>SDS1</td>
<td>O</td>
<td>Serial Data Strobe 1, IOM-2 mode. A programmable strobe signal, selecting either one or two B- or IC-channels on IOM-2 interface, is supplied via this line. After reset, SDAX/SDS1 takes on its function only after a write access to SPCR is made.</td>
</tr>
<tr>
<td>61</td>
<td>15</td>
<td>M1</td>
<td>I</td>
<td>Setting of operating mode.</td>
</tr>
<tr>
<td>6</td>
<td>21</td>
<td>M0</td>
<td>I</td>
<td></td>
</tr>
</tbody>
</table>

**Pin No.**
P-MQFP-64: 58 pins, P-LCC-44: 30 pins.
Pin Definitions and Functions of PEB 2086 (cont’d)

<table>
<thead>
<tr>
<th>Pin No. P-MQFP-64</th>
<th>Pin No. P-LCC-44</th>
<th>Symbol</th>
<th>Input (I)</th>
<th>Output (O)</th>
<th>Open Drain (OD)</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>62 5 7 7 57 10 13 14 16 22 23 24 25</td>
<td>16 20 22 22 11 24 31 26 25 32 33 34 35</td>
<td>X2 X1 CP BCL V&lt;sub&gt;SSD&lt;/sub&gt; V&lt;sub&gt;SSA&lt;/sub&gt; V&lt;sub&gt;DD&lt;/sub&gt; XTAL1 XTAL2 SR2 SR1 SX1 SX2 IDP0/DD IDP1/DU</td>
<td>I/O I/O I/O O – – I O I I O O I/O</td>
<td>Mode specific function pins. Clock Pulses/Special purpose pin, IOM-1 mode and IOM-2 (except TE) mode. Bit Clock: Clock of frequency 768 kHz, IOM-2 mode in TE. Digital ground Analog ground Power supply (5 V ± 5 %) Connection for crystal or external clock input. Connection for external crystal. Left unconnected if external clock is used. S-Bus Receiver Input S-Bus Receiver Input S-Bus Transmitter Output (positive) S-Bus Transmitter Output (negative) IOM-Data Port 0 (DD) IOM-Data Port 1 (DU) IOM-1: IDP1:Open-drain with internal pull-up resistor IDP0: Push-pull IOM-2: Open drain without internal pull-up resistor or push-pull (ADF2:ODS)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
1.2.2 Logic Symbol of PEB 2086

**Figure 2**
Logic Symbol of the ISAC®-S

*) Terminating resistors only at the far ends of the connection

IOM®
- IDP0
- IDP1

SSI
- SDAX/SDS1
- SDAR

SLD
- SIP/EAW

Clock Frame Synchronization
- DCL
- FSC1
- CP/BCL
- SCA/FSD/SDS2
- FSC2

+5V 0V 0V 0V 7.68 MHz ±100 ppm

VDD VSSA VSSD RST XTAL1 XTAL2

SR2
SR1
SX2
SX1

M0...1
X1...2

*) TR = 100 Ω

Mode Special Function Pins

SEMICONDUCTOR GROUP
1.3 Functional Block Diagram

Figure 3
Block Diagram of the ISAC®-S
1.4 System Integration

1.4.1 ISDN Applications

The reference model for the ISDN basic access according to CCITT I series recommendations consists of
- an exchange and trunk line termination in the central office (ET, LT)
- a remote network termination in the user area (NT)
- a two-wire loop (U interface) between NT and LT
- a four-wire link (S interface) which connects subscriber terminals and the NT in the user area as depicted in figure 4.

Figure 4
ISDN Basic Subscriber Access Architecture

The NT equipment serves as a converter between the U interface at the exchange and the S interface at the user premises. The NT may consist of either an NT1 only or an NT1 together with an NT2 connected via the T interface which is physically identical to the S interface. The NT1 is a direct transformation between layer 1 of S and layer 1 of U. NT2 may include higher level functions like multiplexing and switching as in a PABX.

The ISAC-S is designed for the user area of the ISDN basic access, especially for subscriber terminal equipment and for exchange equipment with S interfaces. Figure 5 illustrates the general applications of the ISAC-S.
Terminal Applications

The concept of the ISDN basic access is based on two circuit-switched 64 kbit/s B channels and a message oriented 16 kbit/s D channel for packetized data, signaling and telemetry information.

Figure 6 shows an example of an integrated multifunctional ISDN-S terminal using the ISAC-S. The ISAC-S provides the interface to the bus and separates the B and D channels.

The D channel, containing signaling data and packet switched data, is processed by the LAPD controller contained in the ISAC-S and routed via a parallel μP interface to the terminal processor. The high level support of the LAPD protocol which is implemented by the ISAC-S allows the use of a low cost processor in cost sensitive applications.

The IOM-2 interface generated by the ISAC-S is used to connect different voice/data (V/D) application modules:

- sources/sinks for the D channel
- sources/sinks for the B1 and B2 channels.
Up to eight D channel components (ICC: ISDN Communication Controller PEB 2070) may be connected to the D and C/I (Command/Indication) channels (TIC bus). The ISAC-S and ICC handle contention autonomously.

Data transfers between the ISAC-S and the voice/data modules are done with the help of the IOM MONITOR channel protocol. Each V/D module can be accessed by an individual address. The same protocol enables the control of IOM terminal modules and the allocation of intercommunication channels inside the terminal. Two intercommunication channels IC1 and IC2 allow a $2 \times 64$ kbit/s transfer rate between voice/data modules.

In the example above (figure 6), one ICC is used for data packets in the D channel. A voice processor is connected to a programmable digital signal processing codec filter via IC1 and a data encryption module to a data device via IC2. B1 is used for voice communication, B2 for data communication.

The ISAC-S ensures full upward compatibility with IOM-1 devices. It provides the additional strobe, clock and data lines for connecting standard combos or data devices via IOM, or serial SLD and SSI interfaces. The strobe signals and the switching of B channels is programmable. **Figure 7** shows the implementation of a basic ISDN feature telephone using the ISAC-S and the Audio Ringing Codec Filter featuring speakerphone (ARCOFI®-SP: PSB 2165).
Line Card Applications

An example of the use of the ISAC-S on an ISDN PABX line card (decentralized architecture) is shown in figure 8.

The ISAC-S is connected to an Extended PCM Interface Controller (EPIC™ PEB 2055) via an IOM interface.

This interface carries the control and data for up to eight subscribers using time division multiplexing. The ISAC-S’s are connected in parallel on the IOM (IDP0 output; IDP1, DCL, FSC1/2 as inputs), one ISAC-S per subscriber.

The EPIC performs dynamic B- and D-channel assignment on the PCM highways. Since this component supports four IOM interfaces, up to 32 subscribers may be accommodated.

1.4.2 Microprocessor Environment

The ISAC-S is especially suitable for cost-sensitive applications with single-chip microcontrollers (e.g. 8048, 8031, 8051). However, due to its programmable micro-processor interface and non-critical bus timing, it fits perfectly into almost any 8-bit microprocessor system environment. The microcontroller interface can be selected to be either of the Motorola type (with control signals CS, R/W, DS) of the Siemens/Intel non-multiplexed bus type (with control signals CS, WR, RD) or of the Siemens/Intel multiplexed address/data bus type (CS, WR, RD, ALE).

An example how to connect the ISAC-S to a Siemens/Intel microcontroller is shown in figure 9.
Figure 7
Basic ISDN Feature Telephone

Figure 8
ISDN PABX Line Card Implementation
Figure 9
Connecting the ISAC®-S to Siemens/Intel Microcontroller
2 Functional Description

2.1 General Functions and Device Architecture

The functional block diagram of the ISAC-S is shown in figure 10.
The left-hand side of the diagram contains the layer-1 functions, according to CCITT I series recommendations:
- S-bus transmitter and receiver
- timing recovery and synchronization by means of digital PLL circuitry
- activation/deactivation
- access to S and Q channels
- handling of D channel
- test loops
- send single/continuous AMI pulses (diagnostics).

Figure 10
Architecture of the ISAC®-S
The right-hand side consists of:
- the serial interface logic for the IOM and the SLD and SSI interfaces, with B-channel switching capabilities
- the logic necessary to handle the D-channel messages (layer 2).

The latter consists of an HDLC receiver and an HDLC transmitter together with 64-byte deep FIFO's for efficient transfer of the messages to/from the user's CPU.

In a special HDLC controller operating mode, the auto mode, the ISAC-S processes protocol handshakes (I- and S-frames) of the LAPD (Link Access Procedure on the D channel) autonomously.

Control and monitor functions as well as data transfers between the user's CPU and the D and B channels are performed by the 8-bit parallel µP interface logic.

The IOM interface allows interaction between layer-1 and layer-2 functions. It implements D-channel collision resolution for connecting other layer-2 devices to the IOM interface (TIC bus), and the C/I and MONITOR channel protocols (IOM-1/IOM-2) to control peripheral devices.

The timing unit is responsible for the system clock and frame synchronization.

### 2.2 Interface and Operating Modes

The ISAC-S is configurable for the following applications:
- ISDN terminals → TE mode
- ISDN subscriber line termination → LT-S mode
- ISDN network termination → NT mode
- ISDN trunk line termination → LT-T mode

Configuration is performed by pin-strapping (pins M1, M0), yielding different meanings to the multifunctional pins (X0 (PEB 2085 only), X1, X2) as well as the clock and framing signal pins (DCL, FSC1, FSC2, CP) see table 1 and 2.

Two basic modes are distinguished, according to whether the ISAC-S is programmed to operate with the IOM-1 or with the IOM-2 interface. This programming is performed via bit IMS in the ADF2 register.

#### 2.2.1 IOM®-1 Interface Mode (ADF2:IMS=0)

In this mode the IOM-1 interface is primarily used to interconnect the layer-1 and layer-2 parts inside the ISAC-S. B-channel interfacing is performed via the auxiliary serial SSI and SLD interfaces.

The external availability of the IOM interface ports (IDP0, 1) can be used for TIC bus applications (several layer-2 devices occupying the same D and Command/Indicate channel connected to one layer-1 device).

The Timing Mode (SPCR:SPM) defines the operating mode of the SLD interface (master/slave) and the phase relationship between the SLD and IOM interface (see chapter 2.3.1). The operating modes are shown in table 1.
Table 1
Operating Modes and Functions of Mode Specific Pins of the ISAC®-S PEB 2085/86 in the IOM®-1 Mode

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>14</th>
<th>18</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>19</th>
<th>15</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>P-DIP-40 (PEB 2085 only)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P-LCC-44</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P-MQFP-64 (PEB 2086 only)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>58</th>
<th>59</th>
<th>60</th>
<th>7</th>
<th>62</th>
<th>5</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
</table>

Application | M1 | M0 | DCL | FSC1 | FSC2 | CP | X2 | X1 | X0 |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>TE</td>
<td>0</td>
<td>0</td>
<td>o:512 kHz*</td>
<td>o:8 kHz*</td>
<td>o:8 kHz*</td>
<td>o:1536 kHz*</td>
<td>o:ECHO/M**</td>
<td>o:3840 kHz</td>
<td>i:CON</td>
</tr>
<tr>
<td>LT-T</td>
<td>0</td>
<td>1</td>
<td>i:512 kHz</td>
<td>i:8 kHz</td>
<td>i:8 kHz</td>
<td>i:512 kHz*</td>
<td>i:o</td>
<td>i:o</td>
<td>i:CON</td>
</tr>
<tr>
<td>LT-S</td>
<td>1</td>
<td>0</td>
<td>i:512 kHz</td>
<td>i:8 kHz</td>
<td>i:8 kHz</td>
<td>i:o/i:SFS**</td>
<td>i:o/i:SSYNC</td>
<td>o:7680 kHz</td>
<td>i:o</td>
</tr>
<tr>
<td>NT</td>
<td>1</td>
<td>1</td>
<td>i:512 kHz</td>
<td>i:8 kHz</td>
<td>i:8 kHz</td>
<td>i:SCZ/i:4 kHz**</td>
<td>i:SSZ</td>
<td>i:o</td>
<td>–</td>
</tr>
</tbody>
</table>

*) synchronized to the S/T interface  
**) PEB 2086 only

ECHO/M The value of the M-bit is output, multiplexed with the value of the Echo-bits on the IOM-interface.
Reproduces the E-bits received from the S interface synchronously to IOM frame "D"-bits (bit positions 24 and 25 of the IOM frame). All other bit positions, except the M-bit are binary "1".

SFS S-Frame Start. A 4 kHz synchronization signal is used to sample the value of the M-bit and to synchronize the start of the S-frame. Note that the M-bit functions are only available on the PEB 2086.

SSYNC Superframe/Multiframe Synchronization. This input is used to reset the multiframe counter. It is sampled by SFS.

SCZ Send continuous binary zeros (96 kHz)

SSZ Send single binary zeros (2 kHz)
CON Connected to the S bus. Only available on PEB 2085.

CON = 0: Disconnected from the S bus; an activation of the S/T line initiated by the TE/LT-T is not possible: Info 1 cannot be transmitted. An activation initiated by the network (reception of Info2/Info4) is still possible.

CON = 1: Connected to the S bus; normal operation, transmission of Info 1 (upon an ARU command) is possible.

– not used

**X0 Mode Specific Pin (PEB 2086)**

The X0 pin of the PEB 2085 ISAC-S which was intended for the CON-input (Connected to the S-Bus) has been eliminated on PEB 2086. As a result, the C/I response DIS (Disconnect) will not be generated.
The different operating modes in relation to the timing recovery are illustrated in figure 11.

**Figure 11**
Operating Modes of the ISAC®-S (IOM®-1)
2.2.2 IOM®-2 Interface Mode (ADF2:IMS=1)

In this mode the IOM interface has the enhanced functionality of IOM-2. B-channel interfacing is performed directly via the IOM-2 interface and the auxiliary serial SSI and SLD interfaces are not longer available (as in IOM-1 mode), since they are functionally replaced by the general purpose IOM-2 interface.

The Serial Port Timing Mode (SPCR:SPM) defines the operating mode of the IOM-2 interface i.e. either the terminal mode frame structure (3 channels) or the non-terminal frame structure (8 channels) can be selected (see chapter 2.4.1).

The serial port timing mode must be set in accordance to the operating mode, i.e. the TE mode requires the terminal timing mode and LT-S/LT-T modes require non-terminal timing-mode. In NT mode the IOM frame structure is identical to that of the IOM-1 case (1 channel) and the non-terminal timing mode must be selected.

The operating modes are shown in table 2.

### Table 2
Operating Modes and Functions of Mode Specific Pins of the ISAC®-S PEB 2085/86 in IOM®-2 Mode

<table>
<thead>
<tr>
<th>Pin No. P-DIP-40 (PEB 2085 only)</th>
<th>14</th>
<th>18</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>19</th>
<th>15</th>
<th>17</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin No. P-LCC-44</td>
<td>15</td>
<td>21</td>
<td>12</td>
<td>13</td>
<td>14</td>
<td>22</td>
<td>16</td>
<td>20</td>
<td>19</td>
</tr>
<tr>
<td>Pin No. P-MQFP-64 (PEB 2086 only)</td>
<td>61</td>
<td>6</td>
<td>58</td>
<td>59</td>
<td>60</td>
<td>7</td>
<td>62</td>
<td>5</td>
<td>–</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Application</th>
<th>M1</th>
<th>M0</th>
<th>DCL</th>
<th>FSC1</th>
<th>FSC2</th>
<th>CP</th>
<th>X2</th>
<th>X1</th>
<th>X0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TE</td>
<td>0</td>
<td>0</td>
<td>1536 kHz*</td>
<td>8 kHz*</td>
<td>PU1</td>
<td>768 kHz*</td>
<td>EOCHO/M**</td>
<td>PU0</td>
<td>CON</td>
</tr>
<tr>
<td>LT-T</td>
<td>0</td>
<td>1</td>
<td>4096 kHz</td>
<td>8 kHz</td>
<td>8 kHz</td>
<td>512 kHz*</td>
<td>i:o</td>
<td>i:o</td>
<td>CON</td>
</tr>
<tr>
<td>LT-S</td>
<td>1</td>
<td>0</td>
<td>4096 kHz</td>
<td>8 kHz</td>
<td>8 kHz</td>
<td>i:o</td>
<td>i:o</td>
<td>7680 kHz</td>
<td>i:o</td>
</tr>
<tr>
<td>NT</td>
<td>1</td>
<td>1</td>
<td>512 kHz</td>
<td>8 kHz</td>
<td>8 kHz</td>
<td>512 kHz*</td>
<td>SCZ</td>
<td>SSZ</td>
<td>–</td>
</tr>
</tbody>
</table>

*) synchronized to the S/T interface  i:input  o:output  i:o : input to be fixed at "0"

ECHO/M  The value of the M-bit is output, multiplexed with the value of the Echo-bits on the IOM-interface.

Reproduces the E-bits received from the S interface synchronously to IOM frame "D"-bits (bit positions 24 and 25 of the IOM frame). All other bit positions, except the M-bit are binary "1".
SCZ  Send continuous binary zeros (96 kHz)
SSZ  Send single binary zeros (2 kHz)
CON  Connected to the S bus.

- CON = 0: Disconnected from S bus; an activation of the S/T line initiated by the TE/LT-T is not possible: Info 1 cannot be transmitted. An activation initiated by the network (reception of Info2/Info4) is still possible.
- CON = 1: Connected to the S bus; normal operation, transmission of Info 1 (upon an ARU command) is possible.

PU0  Pull-up pin for IDP0 (power saving option in TE mode, see chapter 2.4.2)
PU1  Pull-up pin for IDP1 (power saving option in TE mode, see chapter 2.4.2)
-  not used

X0 Mode Specific Pin (PEB 2086)
The X0 pin of the PEB 2085 ISAC-S which was intended for the CON-input (Connected to the S-Bus) has been eliminated on PEB 2086. As a result, the C/I response DIS (Disconnect) will not be generated.
The different operating modes in relation to the timing recovery are illustrated in figure 12.

**Figure 12a**
Operating Modes of ISAC®-S (IOM®-2)
LT-T Mode, Non-Terminal Timing Mode

CLOCK MASTER

PEB 2055

2048 kbit/s
2048 kbit/s
4096 kHz

IDP0
IDP1
DCL

FSC1 FSC2

System Int.

8 kHz

CLOCK MASTER

PEB 2085/86

NT Mode

CLOCK SLAVE

PEB 2055

2048 kbit/s
2048 kbit/s
4096 kHz

IDP0
IDP1
DCL

FSC1 FSC2

S

256 kbit/s
256 kbit/s
512 kHz

8 kHz

CLOCK MASTER

PEB 2091

Figure 12b
Operating Modes of ISAC®-S (IOM®-2)
2.3 IOM®-1 Mode Functions

2.3.1 IOM®-1 Frame Structure / Timing Modes

This interface consists of one data line per direction (IOM Data Ports 0 and 1:IDP0, 1). Three additional signals define the data clock (DCL) and the frame synchronization (FSC1/2) at this interface. The data clock has a frequency of 512 kHz (twice the data rate) and the frame sync clock has a repetition rate of 8 kHz.

Via this interface four octets are transmitted per 125 μs frame (figure 13). The first two octets constitute the two 64 kbit/s B channels. In the ISAC-S the MONITOR channel (third octet) serves:

− for arbitration of the access to the IOM-TIC bus on IDP1 in case several layer-2 components are connected together (see chapter 2.3.9).

− to indicate the status on the S bus D channel (IDP0, bit 3 of the monitor octet), "stop/go" (see chapter 2.5.7).

− for the exchange of data using the IOM-1 MONITOR channel protocol which involves the E bit as data validation bit (see chapter 2.3.7).

Two bits in the fourth octet are used for the 16 kbit/s D channel. The controlling and monitoring of layer-1 functions (activation/deactivation of the S interface...) is done via the Command/Indication bits. The T bit is not used in ISAC-S IOM-1 applications.

![Figure 13: IOM®-1 Frame Structure](itd00852)

**Figure 13**

IOM®-1 Frame Structure

IOM®-1 Timing

In **TE mode** the IOM timing is internally generated by DPLL circuitry from the S interface and DCL and FSC 1/2 are outputs.

In **LT-S, NT and LT-T modes** the clock and frame synchronization signals are inputs.

The IOM interface can be operated either in timing mode 0 or in timing mode 1, selected by SPM bit in SPCR register.
Timing Mode 0 (SPM = 0)

In timing mode 0 the SLD operates in master mode and the SSI (Serial Port A) is operational; pin SCA/FSD delivers a 128-kHz clock (SCA). The IOM, SLD and SSI interface frame begin is at the same point in time i.e. at the rising edge of FSC1,2 (ADF1:FC2,1=0).

In TE mode, it is mandatory to program timing mode 0. The polarity of the symmetrical 8-kHz output signals FSC1 and FSC2 can be independently selected via ADF1:FC2, 1.

In LT-T and LT-S modes, timing mode 0 may be programmed if the SLD master mode and/or the SSI interface is required.

In these cases FSC1 and FSC2 (inputs) should both be connected to the same 8-kHz frame sync signal (see figure 14).

---

**Figure 14**

IOM®-1 Interface Signals/Timing Mode 0
Timing Mode 1 (SPM = 1)

Timing mode 1 (SPM = 1) is only meaningful in exchange applications (LT-S, LT-T) when the SLD is used.

In timing mode 1 the SLD operates in slave mode and the SSI (Serial Port A) is no longer available.

The IOM is synchronized by a frame signal FSD delayed in time respect to the frame sync pulse input via FSC1. This reduces the B-channel round-trip delay time when the SLD is used (figure 15).

For correct operation in timing mode 1, the output FSD should be connected to the FSC2 input (see figures 11 and 15).

**Figure 15**
IOM®-1 Interface Signals/Timing Mode 1
2.3.2 IOM®-1 Interface Connections

In IOM-1 interface mode

- pin IDP0 carries B channel, MONITOR, D and C/I data from layer-1 to layer-2
- pin IDP1 carries B channel, MONITOR, D and C/I data from layer-2 to layer-1.

IDP1 is an open drain output with an integrated pull up circuitry. The B channels can be set inactive ($\text{FF}_H$) by setting the B channel connect bits C1C1-0 and C2C1-0 in the SPCR register to 0 (SLD loop), which is the state after a hardware reset.

The MONITOR channel is inactive ($\text{FF}_H$) if no MONITOR channel transfer is programmed and the TIC bus (i.e. the fourth octet of IOM frame: D and C/I channels) is not accessed.

---

**Figure 16**

IOM®-1 Data Ports 0, 1 (IOM®-1)
2.3.3 SLD Interface

The standard SLD interface is a three-wire interface with a 512-kHz clock (DCL), an 8-kHz frame direction signal (TE mode: FSC1/2 output; LT-S/LT-T modes: FSC1 sync input), and a serial ping-pong data lead (SIP) with an effective full duplex data rate of 256 kbit/s.

The frame is composed of four octets per direction. Octets 1 and 2 contain the two B channels, octet 3 is a feature control byte, and octet 4 is a signaling byte (figure 17).

The SLD interface can be used in:

- **Terminal applications** (TE) as a full duplex time-multiplexed (ping-pong) connection to B-channel sources/destinations.

CODEC filters, such as the SICOFI® (PEB 2060) or the ARCOFI (PSB 2160) as well as other SLD compatible voice/data modules may be connected directly to the ISAC-S as depicted in figure 16. In TE applications timing mode 0 (SPCR:SPM=0) has to be programmed, hence SLD operates in master mode. Moreover, terminal specific functions have to be deselected (STCR:TSF=0).

The µC system has access to B-channel data, the feature control byte and the signaling byte via the ISAC-S registers:

- C1 R (35H), C2 R (36H) → B1/B2
- SFCR and SFCW (34H) → FC
- SSCR and SSCX (33H) → SIG

The µP access to C1R, C2R and SFCR/SFCW must be synchronized to the serial transmission by means of the Synchronous Transfer Interrupt (STCR) and the BVS-bit (STAR) (see chapter 2.3.6).

---

**Figure 17**
Connection of B-Channel Sources/Destinations to the ISAC®-S via SLD in Timing Mode 0
Digital exchange applications (LT-S/LT-T) as a full duplex time-multiplexed connection to convey the B channels between the S/T interface and a Peripheral Board Controller (e.g. PBC PEB 2050 or PIC PEB 2052), which performs time-slot assignment on the PCM highways, forming a system interface to a switching network (figure 18).

Timing mode 1 (SPCR:SPM=1) has to be programmed, hence SLD operates in slave mode.

Figure 18
Connection of the ISAC®-S as B-Channel Source/Destination to a Peripheral Board Controller via SLD, in Timing Mode 1

The \( \mu \)C system has access to B-channel data via the ISAC-S registers:
- \( \text{C1R (35}_{\text{H}} \), \text{C2R (36}_{\text{H}} \) \( \rightarrow \) B1/B2

The \( \mu \)P access to C1R and C2R must be synchronized to the serial transmission by means of Synchronous Transfer Interrupt (STCR) and the BVS bit (STAR) (see chapter 2.3.6).
2.3.4  SSI (Serial Port A)

The SSI (Serial Synchronous Interface) is available only in timing mode 0 (SPCR:SPM=0).

The serial port SSI serves as a full duplex connection to B-channel sources/destinations in
terminal equipment with a data rate of 128 kbit/s.

Both channels B1 and B2 can be switched independently of one another to the IOM-1 interface
and thus to the S/T interface (SPCR:CxC1, CxC0).

In case of the PEB 2086, the B1- and B2-channels are handled as one 128-kbit/s channel. The
data transfer between SSI an IOM is shown in figure 22d.

The SSI consists of one data line in each direction (SDAX and SDAR), an 8-kHz strobe output
(FSC1 and/or FSC2) and the 128-kHz clock output (SCA).

This serial interface allows the connection of Voice/Data modules, such as serial synchronous
transceiver devices (USART’s, ICC PEB 2070, HSCX SAB 82525, ITAC®, PSB 2110...) and
various CODEC filters directly to the ISAC-S, as illustrated in figure 19.

By programming the ADF1 register it is possible to independently set the strobe signal FSC1/
2 polarities so that either B1 or B2 is selected by the V/D module.

The µC system has access to B-channel data via the ISAC-S registers BxCR and CxR.

The µC access must be synchronized to the serial transmission by means of the Synchronous
Transfer Interrupt STCR (see chapter 4).
2.3.5 B-Channel Switching

The ISAC-S contains two serial interfaces, SLD and SSI, which can serve as interfaces to B channel sources/destinations. Both channels B1 and B2 can be switched independently of one another to the IOM interface and to the four-wire S/T interface (figure 20).

The following possibilities are provided:
- Switching from/to SSI
- Switching from/to SLD
- IOM looping
- SLD looping.

The microcontroller can select the B-channel switching in the SPCR register. In figure 21 all possible selections of the B-channel routes and access to B-channel data via the microprocessor interface are illustrated. This access from the microcontroller is possible by writing or reading the C1R/C2R register or reading the B1CR/B2CR register (see Synchronous Transfer, paragraph 2.3.6).

Figure 20
Principle of B-Channel Switching
2.3.6 \( \mu \)P Access to B Channels

The B1 and/or B2 channels are accessed by reading the B1CR/B2CR or by reading and writing the C1R/C2R registers. The \( \mu \)P access can be synchronized to the serial interface by means of a Synchronous Transfer programmed in the STCR register.

The read/write access possibilities are shown in table 3.

**Figure 21**

B-Channel Routes and Access to B-Channel Data
Table 3
\(\mu P\) Access to B Channels (IOM\textsuperscript{\textregistered}-1)

<table>
<thead>
<tr>
<th>CxR</th>
<th>BxCR</th>
<th>Application(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cx1</td>
<td>Cx0</td>
<td>Read</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>SLD</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>SLD</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>SSI</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>IOM</td>
</tr>
</tbody>
</table>

Note: \(x = 1\) for channel 1 or 2 for channel 2

The Synchronous Transfer Interrupt (SIN, ISTA register) can be programmed to occur at either the beginning of a 125 \(\mu\)s frame or at its center, depending on the channel(s) to be accessed and the current configuration, see figure 22.

(a) Cx1, Cx0 = 00, SLD Loop
(b) CxC1, CxC0 = 01, SLD-IOM® Connection
(c) $C \times C_1, C \times C_0 = 10$, SSI-IOM® Connection (PEB 2085)
(d) \( C \times C_1, C \times C_0 = 10, \text{SSI-IOM}^\circ \text{ Connection (PEB 2086)} \)
(e) \( C_x C1, C_x C0 = 11, IOM^{\circledast} \) Loop
2.3.7 MONITOR Channel Handling

The MONITOR channel in IOM-1 mode is used for the exchange of control information between the ISDN Communication Controller ICC (PEB 2070) and layer-1 devices like the ISDN Burst Controller IBC (PEB 2095) or the ISDN Echo Cancellation circuit IEC (PEB 2090).

Since the ISAC-S combines the functions of the ICC and the S Bus interface Circuit SBC (PEB 2080) and since the SBC does not use the MONITOR channel for data transfers, there is usually no necessity for performing MONITOR channel operations with the ISAC-S in IOM-1 mode.

The implemented MONITOR handler of the ICC is however fully operational and can therefore be used in conjunction with external layer-1 transceivers in case only the ICC part of the ISAC-S is used (ADF1:TEM).

Prerequisite for data transfers over the monitor channel is an appropriate code in the MODE register e.g. MODE:DIM2-0 = 010 or 011.

Only one byte of information at a time can be transferred between the ISAC-S and another device.

The procedure is as follows:

MONITOR Transmit Channel (MOX) register is loaded with the value to be sent in the outgoing MONITOR channel. (Bytes of the form FXH are not allowed for this purpose because of the TIC bus collision resolution procedure).

The receiving device interprets the incoming monitor value as a control/information byte, FXH excluded. If no response is expected, the procedure is complete. If the receiving device does react by transmitting information to the ISAC-S, it should set the E bit to "0" and send the response in the monitor channel of the following frame.

The ISAC-S

- latches the value in the MONITOR channel of the frame immediately following a frame with "E=0" into MOR register.
- generates a MONITOR Status interrupt MOS (EXIR register) to indicate that the MOR register has been loaded. See figure 23.

![Figure 23 MONITOR Channel Protocol (IOM®-1)](image-url)
2.3.8 Command/Indicate (C/I) Channel Handling

The C/I channel conveys the commands and indications between the layer-1 and layer-2 parts of the ISAC-S. This channel is available in all timing modes. Beside being accessed by the internal layer-2 part, it can also be accessed by an external layer-2 device, e.g. to control the layer-1 activation/deactivation procedures. This access is arbitrated via the TIC bus access protocol which is performed in the MONITOR channel.

The C/I channel is accessed via register CIRR (in receive direction, layer-1 to layer-2) and register CIXR (in transmit direction, layer-2 to layer-1). The C/I code is four bits long.

A listing and explanation of the layer-1 C/I codes can be found in chapter 3.4.

In the receive direction, the code from layer-1 is continuously monitored, with an interrupt being generated anytime a change occurs (ISTA:CISQ). A new code must be found in two consecutive IOM frames to be considered valid and to trigger a C/I code change interrupt status (double last look criterion).

In the transmit direction, the code written in CIXR is continuously transmitted in the C/I channel.

2.3.9 TIC Bus Access

The arbitration mechanism implemented in the monitor channel of the IOM allows the access of external communication controllers (up to 7) to the layer-1 functions provided in the ISAC-S and to the D channel. (TIC bus; see figure 24). To this effect the outputs of the controllers (ICC:ISDN Communication Controller PEB 2070) are wired-or-and connected to pin IDP1, a pull-up resistor being already provided in the ISAC-S. The inputs of the ICC’s are connected to pin IDP0.
Figure 24
Applications of IOM® Bus Configuration
Functional Description

An access request to the TIC bus may either be generated by software (µP access to the C/I channel) or by the ISAC-S itself (transmission of an HDLC frame). A software access request to the bus is effected by setting the BAC bit (CIXR register) to "1".

In case of an access request, the ISAC-S checks the bus accessed-bit (bit 3 of IDP1 MONITOR octet, see figure 25) for the status "bus free", which is indicated by a logical "1". If the bus is free, the ISAC-S transmits its individual TIC bus address programmed in STCR register. The TIC bus is occupied by the device which sends its address error-free. If more than one device attempts to seize the bus simultaneously, the one with the lowest address value wins.

Figure 25
MONITOR Channel Structure on IDP1

When the TIC bus is seized by the ISAC-S, the bus is identified to other devices as occupied via the IDP1 MONITOR channel bus accessed bit state "0" until the access request is withdrawn. After a successful bus access, the ISAC-S is automatically set into a lower priority class, that is, a new bus access cannot be performed until the status "bus free" is indicated in two successive frames.

If none of the devices connected to the IOM interface request access to the D and C/I channels, the TIC bus address 7 will be present. The device with this address will therefore have access, by default, to the D and C/I channels.

Note: Bit BAC (CIXR register) should be reset by the µP when access to the C/I channels is no longer requested, to grant other devices access to the D and C/I channels.

The availability of the S/T interface D channel is indicated in bit 3 "Stop/Go" (S/G) of the IDP0 MONITOR channel (figure 26).

S/G = 1 : stop
S/G = 0 : go

Figure 26
MONITOR Channel on IDP0

The stop/go bit is available to other layer-2 devices connected to the IOM to determine if they can access the S/T bus D channel.
2.4 IOM®-2 Mode Functions

2.4.1 IOM®-2 Frame Structure / Timing Modes

The IOM-2 is a generalization and enhancement of the IOM-1. While the basic frame structure is very similar, IOM-2 offers further capacity for the transfer of maintenance information. In terminal applications, the IOM-2 constitutes a powerful backplane bus offering intercommunication and sophisticated control capabilities for peripheral modules.

The channel structure of the IOM-2 is depicted in figure 27.

* The 64-kbit/s channels, B1 and B2, are conveyed in the first two octets.
* The third octet (monitor channel) is used for transferring maintenance information between the layer-1 functional blocks (SBCX, IECQ) and the layer-2 controller (see chapter 2.4.4).
* The fourth octet (control channel) contains
  – two bits for the 16-kbit/s D channel
  – four command/indication bits for controlling activation/deactivation and for additional control functions
  – two bits MR and MX for supporting the handling of the MONITOR channel.

In the case of an IOM-2 interface the frame structure depends on whether TE- or non-TE mode is selected, via bit SPM in SPCR register.

Non-TE timing mode (SPM=1)

This mode is used in LT-S and LT-T applications. The frame is a multiplex of eight IOM-2 channels (figure28), each channel has the structure in figure 27.

The ISAC-S is assigned to one of the eight channels (0 to 7) via register programming (ADF1:CSEL2-0).
Thus the data rate per subscriber connection (corresponding to one channel) is 256 kbit/s, whereas the bit rate is 2048 kbit/s. The IOM-2 interface signals are:

IDP0, 1 : 2048 kbit/s
DCLK : 4096 kHz input
FSC1/2* : 8 kHz input

*Note: FSC1 and FSC2 should be connected together (see figure 12).

Additionally the ISAC-S supplies two programmable strobe signals (SDS1/2), active over the B-channels of the selected IOM channel (cf. ADF2:DxC2-0).

---

**Figure 28**
Multiplexed Frame Structure of the IOM®-2 Interface in Non-TE Timing Mode
TE Timing Mode (SPM=0)

The frame is composed of three channels (figure 29):

* Channel 0 contains 144 kbit/s (for 2B+D) plus MONITOR and Command/Indication channels for the layer-1 device.

* Channel 1 contains two 64-kbit/s intercommunication channels plus MONITOR and Command/Indication channels for other IOM-2 devices.

* Channel 2 is used for IOM bus arbitration (access to the TIC bus). Only the Command/Indication bits are used in channel 2. See section 2.4.6 for details.

![Figure 29](image)

**Definition of IOM®-2 Channels in Terminal Timing Mode**

The IOM-2 signals are:

- **IDP0, 1**: 768 kbit/s (IDP0 = Data downstream (DD); IDP1 = Data upstream (DU))
- **DCL**: 1536 kHz output
- **FSC1**: 8 kHz output.

In addition, to support standard combos/data devices the following signals are generated as outputs:

- **BCL**: 768 kHz bit clock
- **SDS1/2**: 8 kHz programmable data strobe signals for selecting one or both B/IC channel(s).

**Important Note**: If the ISAC-S is configured in NT mode, the IOM frame structure is identical to that of the IOM-1 case.
2.4.2 IOM®-2 Interface Connections

Output Driver Selection
The type of the IOM output is selectable via bit ODS (ADF2 register). Thus when inactive (not transmitting) IDP0, 1 are either high impedance (ODS=1) or open drain "1" (ODS=0).

Normally the IOM-2 interface is operated in the "open drain" mode (ODS=0) in order to take advantage of the bus capability. In this case pull-up resistors (1 kΩ – 5 kΩ) are required on IDP0 and IDP1.

IOM® Direction Control
For test applications, the direction of IDP0 and IDP1 can be reversed during certain timeslots within the IOM-2 frame. This is performed via the IDC bit in the SQXR register. For normal operation SQXR:IDC should be set to "0".

In IOM-2 terminal mode these pull-up resistors can also be connected to FSC2/X1 pins instead of VDD in order to reduce the power dissipation.
Non-Terminal Mode (SPCR:SPM=1)
Outside the programmed 4-byte subscriber channel (bits CSEL2-0, ADF1 register), both IDP1 and IDP0 are inactive.

Inside the programmed 4-byte subscriber channel (see figure 30):
- IDP1 carries the 2B+D channels as output towards the subscriber (i.e. to the S/T interface) and the MONITOR and C/I channel as output to the layer-1
- IDP1 is inactive during B1 and B2
- IDP0 carries the 2B+D channels coming from S/T interface, and the MONITOR and C/I channels from layer-1.

If IDC (IOM Direction Control, SQXR register) is set to “1”, IDP0 sends the MONITOR, D and C/I channels normally carried by IDP1, i.e. normally destined to layer-1 S/T interface. This feature can be used for test purposes, e.g. to send the D channel towards the system instead of the subscriber (see figure 31).

Figure 30
IOM® Data Ports 0, 1 in Non-Terminal Mode (SPCR:SPM=1) with Normal IOM® Direction (SQXR:IDC=0)
Figure 31
IOM® Data Ports 0, 1 in Non-Terminal Mode (SPCR:SPM=1) with Reversed IOM® Direction (SQXR:IDC=1)
Terminal Mode (SPM=0)
In this case the IOM has the 12-byte frame structure consisting of channels 0, 1 and 2 (see figure 29):

- IDP0 carries the 2B+D channels from the S/T interface, and the MONITOR 0 and C/I 0 channels coming from the S/T controller;
- IDP1 carries the MONITOR 0 and C/I 0 channels to the layer-1.

Channel 1 of the IOM interface is used for internal communication in terminal applications. Two cases have to be distinguished, according to whether the ISAC-S is operated as a master device (communication with slave devices via MONITOR 1 and C/I 1), or as a slave device (communication with one master via MONITOR 1 and C/I 1).

If IDC is set to "0" (Master Mode):

- IDP0 carries the MONITOR 1 and C/I 1 channels as output to peripheral (voice/data) devices;
- IDP0 carries the IC channels as output to other devices, if programmed ($C \times C1 - 0 = 01$ in register SPCR).

If IDC is set to "1" (Slave Mode):

- IDP1 carries the MONITOR 1 and C/I 1 channels as output to a master device;
- IDP0 carries the IC channels as output to other devices, if programmed ($C \times C1 - 0 = 01$ in register SPCR).

If required (cf. DIM2-0, MODE register), bit 5 of the last byte in channel 2 on IDP0 is used to indicate the S bus state (Stop/Go bit) and bits 2 to 5 of the last byte are used for TIC bus access arbitration (see chapter 2.4.6).

Figure 33 shows the connection in a multifunctional terminal with the ISAC-S as a master (figure 33b) and an ICC as a slave device.

IOM®-2 Interface Power Saving Option
In order to reduce power consumption on the IOM interface to a minimum while in the operational state the IDP0 and IDP1 pins may be connected as illustrated in figure 32. This option is only available in IOM-2 terminal mode.

When programmed as open drain i/o's, pull-ups should be connected to IDP0/1 in order to obtain a well-defined "high" voltage for a logical "1" when the driver is in high-impedance. However, a pull-up resistor connected to a static $V_{DD}$ has the disadvantage that power is unnecessarily dissipated (according to the $R^2$ law) when a "low" is output. Moreover, a static pull-up resistor does not exploit the knowledge about the timing of the receiver at the other end.

These two disadvantages are largely avoided when using pins X1 and FSC2 for pull-ups on IDP0 and IDP1, respectively. As shown in the timing diagram in figure 32:

- X1 (FSC2) is connected to $V_{DD}$ when nothing is being transmitted on IDP0 (IDP1)
- X1 (FSC2) is not connected when a "0" is being output on IDP0 (IDP1) (which has the effect of reducing the power consumption practically to "0" during this time)
- X1 (FSC2) is connected to $V_{DD}$ when a "1" is to be transmitted and is indeed being latched by the destination.
X1 and FSC2 are driven between the first and the second falling edge of the DCL signal. They are always not connected between the first rising and the first falling edge as well as the second falling and the first rising edge.

**Note:** This feature should not be used if a PSB 2186 ISAC-S TE is considered to replace the PEB 2085/2086.

---

**Figure 32**

**IOM®-2 Connections for Power Saving Option**

**IOM® OFF Function**

In IOM-2 terminal mode (SPCR:SPM=0) the IOM interface can be switched off for external devices via IOF bit in ADF1 register. If IOF=1, the interface is switched off i.e. DCL, FSC1, IDP0/1 and BCL are high impedance.
Figure 33a
IOM® Data Ports 0, 1 in Terminal Mode (SPCR:SPM=0)
Figure 33b
2.4.3 μP Access to B and IC Channels

In IOM-2 terminal mode (TE mode, SPCR:SPM=0) the microprocessor can access the B and IC (intercommunication) channels at the IOM-2 interface by reading the B1CR/B2CR or by reading and writing the C1R/C2R registers. Furthermore it is possible to loop back the B-channels from/to the S/T interface or to loop back the IC channels from/to the IOM-2 interface without μP intervention.

These access and switching functions are selected with the Channel Connect bits (CxC1, CxC0) in the SPCR register (table 4, figure 34).

External B-channel sources (voice/data modules) connected to the IOM-2 interface can be disconnected with the IOM off function (ADF1:IOF) in order to not disturb the B-channel access (see figure 34).

If the B-channel access is used for transferring 64 kbit/s voice/data information directly from the μP port to the ISDN S/T interface, the access can be synchronized to the IOM interface by means of a synchronous transfer interrupt programmed in the STCR register.

<table>
<thead>
<tr>
<th>CxC1</th>
<th>CxC0</th>
<th>CxR</th>
<th>CxR</th>
<th>BxCR</th>
<th>Output to IOM-2</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read</td>
<td>Write</td>
<td>Read</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>ICx</td>
<td>–</td>
<td>Bx</td>
<td>–</td>
<td>Bx monitoring, ICx monitoring</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>ICx</td>
<td>ICx</td>
<td>Bx</td>
<td>ICx</td>
<td>Bx monitoring, ICx looping from/to IOM-2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>–</td>
<td>Bx</td>
<td>Bx</td>
<td>Bx</td>
<td>Bx access from/to S0; transmission of a constant value in Bx channel to S0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Bx</td>
<td>Bx</td>
<td>–</td>
<td>Bx</td>
<td>Bx looping from S0; transmission of a variable pattern in Bx channel to S0</td>
</tr>
</tbody>
</table>

Note: x=1 for channel 1 or 2 for channel 2

The general sequence of operations to access the B/IC channels is:

(set configuration register SPCR)

Program Synchronous Interrupt (ST0)

SIN –> Read Register (BxCR, CxR)
(Write register)

Acknowledge SIN (SC0)
Figure 34  
Principle of B/IC Channel Access in IOM®-2 Terminal Mode

(a) SPCR: C×C1, C×C0 = 00  
    Bx monitoring, ICx monitoring (SQXR: IDC=0)

Figure 35  
Access to B and IC Channels in IOM®-2 Terminal Mode
(b) SPCR: C×C1, C×C0 = 01
B× monitoring, IC× looping (SQXR: IDC=0)

(c) SPCR: C×C1, C×C0 = 10
B× access from/to S/T
transmission of constant value to S/T
2.4.4 MONITOR Channel Handling

In IOM-2 mode, the MONITOR channel protocol is a handshake protocol used for high speed information exchange between the ISAC-S and other devices, in MONITOR channel "0" or "1" (see figure 29). In the non-TE mode, only one MONITOR channel is available ("MONITOR channel 0").

The MONITOR channel protocol is necessary:

- For programming and controlling devices attached to the IOM. Examples of such devices are: layer-1 transceivers (using MONITOR channel 0), and peripheral V/D modules that do not need a parallel microcontroller interface (monitor channel 1), such as the Audio Ringing Codec Filter PSB 2160.

- For data exchange between two microcontroller systems attached to two different devices on one IOM-2 backplane. Use of the MONITOR channel avoids the necessity of a dedicated serial communication path between the two systems. This greatly simplifies the system design of terminal equipment (figure 36).

**Note:** There is normally no necessity for monitor channel operations over "MONITOR channel 0" since the internal layer-1 part of the ISAC-S does not support this function. The implemented MONITOR handler can however be used with external layer-1 transceivers in case only the ICC part of the ISAC-S is used (ADF1:TEM).
The MONITOR channel operates on an asynchronous basis. While data transfers on the bus take place synchronized to frame sync, the flow of data is controlled by a handshake procedure using the MONITOR Channel Receive (MR0 or 1) and MONITOR Channel Transmit (MX0 or 1) bits. For example: data is placed onto the MONITOR channel and the MX bit is activated. This data will be transmitted repeatedly once per 8-kHz frame until the transfer is acknowledged via the MR bit.

The microprocessor may either enforce a "1" (idle) in MR, MX by setting the control bit MRC1, 0 or MXC1, 0 to "0" (MONITOR Control Register MOCR), or enable the control of these bits internally by the ISAC-S according to the MONITOR channel protocol. Thus, before a data exchange can begin, the control bit MRC(1, 0) or MXC(1, 0) should be set to "1" by the microprocessor.

The MONITOR channel protocol is illustrated in figure 37. Since the protocol is identical in MONITOR channel 0 and MONITOR channel 1 (available in TE mode only), the index 0 or 1 has been left out in the illustration.

The relevant status bits are:
- MONITOR Channel Data Received MDR (MDR0, MDR1)
- MONITOR Channel End of Reception MER (MER0, MER1)

for the reception of MONITOR data, and
- MONITOR Channel Data Acknowledged MDA (MDA0, MDA1)
- MONITOR Channel Data Abort MAB (MAB0, MAB1)

for the transmission of MONITOR data (Register: MOSR)

In addition, the status bit:
- MONITOR Channel Active MAC (MAC0, MAC1)
indicates whether a transmission is in progress (Register: STAR).
Figure 37
MONITOR Channel Protocol (IOM®-2)
Before starting a transmission, the microprocessor should verify that the transmitter is inactive, i.e. that a possible previous transmission has been terminated. This is indicated by a "0" in the MONITOR Channel Active MAC status bit.

After having written the MONITOR Data Transmit (MOX) register, the microprocessor sets the MONITOR Transmit Control bit MXC to "1". This enables the MX bit to go active (0), indicating the presence of valid MONITOR data (contents of MOX) in the corresponding frame. As a result, the receiving device stores the MONITOR byte in its MONITOR Receive MOR register and generates an MDR interrupt status.

Alerted by the MDR interrupt, the microprocessor reads the MONITOR Receive (MOR) register. When it is ready to accept data (e.g. based on the value in MOR, which in a point-to-multipoint application might be the address of the destination device), it sets the MR control bit MRC to "1" to enable the receiver to store succeeding MONITOR channel bytes and acknowledge them according to the MONITOR channel protocol. In addition, it enables other MONITOR channel interrupts by setting MONITOR Interrupt Enable to "1".

As a result, the first MONITOR byte is acknowledged by the receiving device setting the MR bit to "0". This causes a MONITOR Data Acknowledge MDA interrupt status at the transmitter.

A new MONITOR data byte can now be written by the microprocessor in MOX. The MX bit is still in the active (0) state. The transmitter indicates a new byte in the MONITOR channel by returning the MX bit active after sending it once in the inactive state. As a result, the receiver stores the MONITOR byte in MOR and generates a new MDR interrupt status. When the microprocessor has read the MOR register, the receiver acknowledges the data by returning the MR bit active after sending it once in the inactive state. This in turn causes the transmitter to generate an MDA interrupt status.

This "MDA interrupt – write data – MDR interrupt – read data – MDA interrupt" handshake is repeated as long as the transmitter has data to send. Note that the MONITOR channel protocol imposes no maximum reaction times to the microprocessor.

When the last byte has been acknowledged by the receiver (MDA interrupt status), the microprocessor sets the MONITOR Transmit Control bit MXC to "0". This enforces an inactive ("1") state in the MX bit. Two frames of MX inactive signifies the end of a message. Thus, a MONITOR Channel End of Reception MER interrupt status is generated by the receiver when the MX bit is received in the inactive state in two consecutive frames. As a result, the microprocessor sets the MR control bit MRC to 0, which in turn enforces an inactive state in the MR bit. This marks the end of the transmission, making the MONITOR Channel Active MAC bit return to "0".

During a transmission process, it is possible for the receiver to ask a transmission to be aborted by sending an inactive MR bit value in two consecutive frames. This is effected by the microprocessor writing the MR control bit MRC to "0". An aborted transmission is indicated by a MONITOR Channel Data Abort MAB interrupt status at the transmitter.

2.4.5 C/I Channel Handling

The Command/Indication channel carries real-time status information between the ISAC-S and another device connected to the IOM.

1) One C/I channel (called C/I0) conveys the commands and indications between the layer-1 and the layer-2 parts of the ISAC-S. This channel is available in all timing modes (TE and
non-TE). It can be accessed by an external layer-2 device e.g. to control the layer-1 activation/deactivation procedures. C/I0 channel access may be arbitrated via the TIC bus access protocol in the IOM-2 terminal timing mode (SPCR:SPM=0). In this case the arbitration is done in C/I channel 2 (see figure 29).

The C/I0 channel is accessed via register CIR0 (in receive direction, layer-1 to layer-2) and register CIX0 (in transmit direction, layer-2 to layer-1). The C/I0 code is four bits long.

A listing and explanation of the layer-1 C/I codes can be found in chapter 3.4.

In the receive direction, the code from layer-1 is continuously monitored, with an interrupt being generated anytime a change occurs (ISTA:CISQ). A new code must be found in two consecutive IOM frames to be considered valid and to trigger a C/I code change interrupt status (double last look criterion).

In the transmit direction, the code written in CIX0 is continuously transmitted in C/I0.

2) A second C/I channel (called C/I1) can be used to convey real time status information between the ISAC-S and various non-layer-1 peripheral devices e.g. PSB 2160 ARCOFI. The channel consists of six bits in each direction. It is available only in the IOM-2 TE timing mode (see figure 29).

The C/I1 channel is accessed via registers CIR1 and CIX1. A change in the received C/I1 code is indicated by an interrupt status without double last look criterion.
2.4.6 TIC Bus Access

In IOM-2 interface mode the TIC bus capability is only available in TE mode. The arbitration mechanism implemented in the last octet of IOM channel 2 of the IOM allows the access of external communication controllers (up to 7) to the layer-1 functions provided in the ISAC-S and to the D channel. (TIC bus; see figure 38). To this effect the outputs of the controllers (ICC:ISDN Communication Controller PEB 2070) are wired-or-and connected to pin IDP1. The inputs of the ICCs are connected to pin IDP0. External pull-up resistors on IDP0/1 are required. The arbitration mechanism must be activated by setting MODE:DIM2–0=001 (see chapter 4.1.7).

An access request to the TIC bus may either be generated by software (μP access to the C/I
channel) or by the ISAC-S itself (transmission of an HDLC frame). A software access request to the bus is effected by setting the BAC bit (CIX0 register) to "1".

In the case of an access request, the ISAC-S checks the Bus Accessed-bit (bit 5 of IDP1 last octet of Ch2, see figure 39) for the status "bus free", which is indicated by a logical "1". If the bus is free, the ISAC-S transmits its individual TIC bus address programmed in the STCR register. The TIC bus is occupied by the device which sends its address error-free. If more than one device attempt to seize the bus simultaneously, the one with the lowest address values wins.

![Figure 39](image.png)

**Figure 39**
**Structure of Last Octet of Ch2 on IDP1 (DU)**

When the TIC bus is seized by the ISAC-S, the bus is identified to other devices as occupied via the IDP1 Ch2 Bus Accessed-bit state "0" until the access request is withdrawn. After a successful bus access, the ISAC-S is automatically set into a lower priority class, that is, a new bus access cannot be performed until the status "bus free" is indicated in two successive frames.

If none of the devices connected to the IOM interface request access to the D and C/I channels, the TIC bus address 7 will be present. The device with this address will therefore have access, by default, to the D and C/I channels.

**Note:** Bit BAC (CIX0 register) should be reset by the µP when access to the C/I channels is no more requested, to grant other devices access to the D and C/I channels.

The availability of the S/T interface D channel is indicated in bit 5 "Stop/Go" (S/G) of the IDP0 last octet of Ch2 channel (figure 40).

S/G = 1 : stop
S/G = 0 : go
Figure 40
Structure of Last Octet of Ch2 on IDP0 (DD)

The stop/go bit is available to other layer-2 devices connected to the IOM to determine if they can access the S/T bus D channel.
2.5 Layer-1 Functions for the S/T Interface

The common functions in all operating modes are:
- line transceiver functions for the S/T interface according to the electrical specifications of CCITT I.430;
- conversion of the frame structure between IOM and S/T interface;
- conversion from/to binary to/from pseudo-ternary code;
- level detect.

Mode specific functions are:
- receive timing recovery for point-to-point, passive bus and extended passive bus configuration;
- S/T timing generation using IOM timing synchronous to system, or vice versa;
- D-channel access control and priority handling;
- D-channel echo bit generation by handling of the global echo bit;
- activation/deactivation procedures, triggered by primitives received over the IOM C/I channel or by INFO’s received from the line;
- execution of test loops.

For a block diagram, see figure 10.

The wiring configurations in user premises, in which the ISAC-S can be used are illustrated in figure 41.
1) The maximum line attenuation tolerated by the ISAC®-S is 15 dB at 96 kHz.
2.5.1 S/T Interface

According to CCITT recommendation I.430 pseudo-ternary encoding with 100% pulse width is used on the S/T interface. A logical "1" corresponds to a neutral level (no current), whereas logical "0"'s are encoded as alternating positive and negative pulses. An example is shown in figure 42.

![Figure 42](image)

**S/T Interface Line Code**

One frame consists of 48 bits, at a nominal bit rate of 192 kbit/s. Thus each frame carries two octets of B1, two octets of B2, and four D-bits, according to the B1+B2+D structure defined for the ISDN basic access (total useful data rate: 144 kbit/s). Frame begin is marked using a code violation (no Mark inversion). The frame structures (from network to subscriber, and subscriber to network) are shown in figure 43.

![Figure 43](image)

**Figure 43**

**Frame Structure at Reference Points S and T (CCITT I.430)**

*Note:* Dots demarcate those parts of the frame that are independently DC-balanced.
2.5.2 Analog Functions

For both receive and transmit direction, a 2:1 transformer is used to connect the ISAC-S transceiver to the 4 wire S/T interface. The connections are shown in figure 44.

The external transformer of ratio 2:1 is needed in both receive and transmit direction to provide for isolation and transform voltage levels according to CCITT recommendations.

The equivalent circuits of the integrated receiver and transmitter are shown in figure 45.

The full-bauded pseudo-ternary pulse shaping is achieved with the integrated transmitter which is realized as a current limited voltage source. A voltage of 2.1 V is delivered between SX1-SX2, which yields a current of 7.5 mA over 280 Ω.
The transmitter of the PEB 2086 ISAC-S is identical to that of both the PEB 2080 SBC and PEB 2085 ISAC-S, hence, the line interface circuitry should be the same. The external resistors (20 ... 40 Ω) are required in order to adjust the output voltage to the pulse mask (nominal 750 mV according CCITT I.430, to be tested with the command “TM1”) on the one hand and in order to meet the output impedance of minimum 20 Ω (transmission of a binary one according to CCITT I.430, to be tested with the command “TM2”) on the other hand.

The S-bus receiver of the PEB 2085 is designed as a threshold detector with adaptively switched threshold levels. Pin SR1 delivers 2.5 V as an output, which is the virtual ground of the input signal on pin SR2.

The S-bus receiver of the PEB 2086 has been changed to a symmetrical one. This results in a simplification of the external circuitry and PCB layout to meet the I.430 receiver input impedance specification.
2.5.3 S/T Interface Circuitry

2.5.3.1 S/T Interface Pre-Filter (PEB 2085 only)

In some applications it may be desirable to improve the signal-to-noise ratio of the received S/T interface signal by filtering out undesirable frequency (usually high frequency) components. This may be realized by an external pre-filter.

To simplify the implementation of this filter, an operational amplifier is integrated in the PEB 2085, as shown in figure 46. By connecting an RC network between input SR2 and the extra pin UFI an active RC filter of desired order can be realized (one example is shown in figure 46).

![Figure 46: Prefilter Connections and Example of 2nd Order RC Network]( ITS02359 ITS02360 )

Following component values are recommended to give a 500 kHz cutoff, and 600 ns (± 170 ns) propagation delay time:

\[ R_1 = R_2 = 10 \, \text{k} \Omega \]
\[ C_1 = 13 \, \text{pF} \]
\[ C_2 = 22.5 \, \text{pF} \]

**Delay Compensation (PEB 2085 and PEB 2086)**

To compensate for the extra delay introduced into the received signal by a filter, the sampling of the receive signal can be delayed by programming bits TEM and PFS in the ADF1 register as shown in table 5. Note that setting TEM to "1" and PFS to "0" has the effect of completely disabling layer-1 functions, for test purposes (see section 2.7).
This delay compensation might be necessary in order to comply with the "total phase deviation input to output" requirement of CCITT recommendation I.430 which specifies a phase deviation in the range of –7% to +15% of a bit period.

2.5.3.2 External Protection Circuitry

The CCITT specification for both transmitter and receiver impedances in TEs results in a conflict with respect to external $s_0$-protection circuitry requirements:

- To avoid destruction or malfunctioning of the $s_0$-device it is desirable to drain off even small overvoltages reliably.
- To meet the 96 kHz impedance test specified for transmitters and receivers (for TEs only, CCITT sections 8.5.1.2a and 8.6.1.1) the protection circuit must be dimensioned such that voltages below 2.4 V are not affected (1.2 V CCITT amplitude x transformer ratio 1:2).

This requirement results from the fact that this test is to be performed with no supply voltage being connected to the TE. Therefore the second reference point for overvoltages $V_{DD}$, is tied to GND. Then, if the amplitude of the 96 kHz test signal is greater than the combined forward voltages of the diodes, a current exceeding the specified one may pass the protection circuit.

The following recommendations aim at achieving the highest possible device protection against overvoltages while still fulfilling the 96 kHz impedance tests. Depending on transformer and circuit layout, it may become necessary to rise the threshold voltage slightly.

If the device is not used in TE applications, the Zener diodes should be replaced by standard diodes.
Protection Circuit for Transmitter

Figure 47 illustrates the secondary protection circuit recommended for the transmitter. An ideal protection circuit should limit the voltage at the SX pins from $-0.4\,\text{V}$ to $V_{DD} + 0.4\,\text{V}$.

Via the two resistors (typ. $33\,\Omega$) the transmitted pulse amplitude is adjusted to comply with the requirements. Two mutually reversed diode paths protect the device against positive or negative overvoltages on both lines.

In figure 47 the pin voltage range is increased from $-1.4\,\text{V}$ to $V_{DD} + 2.5\,\text{V}$. The resulting forward voltage of $2.5\,\text{V}$ will prevent the protection circuit to become active if the 96 kHz test signal is applied while no supply voltage is present. Alternatively to the $1.8\,\text{V}$ Zener diode in the $V_{DD}$ path two to three standard diodes connected in series achieve the same effect.
Protection Circuit for Unsymmetrical Receivers (PEB 2085)

For unsymmetrical $S_0$-receivers (PEB 2085) a 2.5 V reference voltage is supplied at pin SR1 (output). The input signal at pin SR2 is referred to the level at pin SR1. In order to stabilize the reference voltage, a 10 nF capacitor is used. Resistors between pin SR 1 and the transformer should be avoided. Sometimes, however, a small resistor is required to improve the Longitudinal Conversion Loss (LCL) performance; absolute maximum is 200 $\Omega$.

At pin SR2 a low-pass filter of 1st or 2nd order may be provided to reject high frequency noise. The overall impedance, however, should not exceed 10 k$\Omega$ to avoid input signal reduction due to voltage division in conjunction with the internal impedance. In case no low-pass filter is required the resistor may be omitted.

The recommended protection circuit of figure 48 is widely identical to that of the transmitter (figure 47). This is necessary because no current limiting resistor of the desired dimension may be introduced in the SR1 path.

The RC combination on the line side centre tap of the transformer compensates the LCL drop in the frequency range between 200 kHz and 300 kHz. This drop is a consequence of the 10 nF capacitor at SR1 (which cannot be omitted). The resistor in this RC combination limits the current through the capacitor when overvoltages are applied. This normally allows using a capacitor rated at 400 V.

The resonance frequency of the RC combination must be matched to suite specific compensation requirements.
Protection Circuit for Symmetrical Receivers

**Figure 49** illustrates the external circuitry used in combination with a symmetrical receiver (PEB 2086 ISAC-S). Protection of symmetrical receivers is rather comfortable.

![External Circuitry for Symmetrical Receivers](image)

**Figure 49**
External Circuitry for Symmetrical Receivers

Between each receive line and the transformer a 10 kΩ resistor is used. This value is split into two resistors: one between transformer and protection diodes for current limiting during the 96 kHz test, and the second one between input pin and protection diodes to limit the maximum input current of the chip.

With symmetrical receivers no difficulties regarding LCL measurements are observed; compensation networks thus are obsolete.

In order to comply to the physical requirements of CCITT recommendation I.430 and considering the national requirements concerning overvoltage protection and electromagnetic compatibility (EMC), the ISAC-S needs additional circuitry. Useful hints of how to design such interface circuitry are also contained in the Application Note "S/T interface circuitry using the PEB 2080 SBC or PEB 2085 ISAC-S".

### 2.5.4 Receiver Functions
2.5.4.1 Receive Signal Oversampling

In order to additionally reduce the bit error rate in severe conditions, the ISAC-S performs oversampling of the received signal and uses majority decision logic. (Note: this feature is implemented in TE and LT-T modes only).

As illustrated in figure 50, each received bit is sampled 29 times at 7.68-MHz clock intervals inside the estimated bit window. The samples obtained are compared against a threshold VTR1 or VTR2 (see section: Adaptive Receiver Characteristics).

If at least 16 samples have an amplitude exceeding the selected threshold, a logical "0" is considered to be detected, otherwise a logical "1" (no signal) is considered detected.

Figure 50
S/T Receive Signal Oversampling
2.5.4.2 Adaptive Receiver Characteristics

The integrated receiver uses an adaptively switched threshold detector. The detector controls the switching of the receiver between two sensitivity levels. The hysteresis characteristics of the receiver are shown in figure 51.

---

**Figure 51**

Switching of the Receiver between High Sensitivity and Low Sensitivity

---

\[ V_{SR2} - V_{SR1} \]

State ① High Sensitivity with \( V_{TR1} = \pm 225 \, \text{mV} \)

State ② Low Sensitivity with \( V_{TR2} = \pm 375 \, \text{mV} \)

\[ V_{max} > 1 \, \text{V} \text{ or } V_{max} < -1 \, \text{V} \]

in two Consecutive Frames

\[ 750 \, \text{mV} \leq V_{max} \leq 1 \, \text{V} \]

\[ V_{max} < 750 \, \text{mV} \text{ and } V_{max} > -750 \, \text{mV} \]

\[ V_{SR2} \cdot V_{SR1} = \text{Input Voltage} \]

\[ V_{TR1} \cdot V_{TR2} = \text{Threshold Voltages of the Receiver Threshold Detector} \]

\[ V_{max} = \text{Maximum Value of } V_{SR2} - V_{SR1} \text{ during one Frame} \]
2.5.4.3 Level Detection Power Down (TE mode)

In power down state, (see chapter 3.3.1) only an analog level detector is active. All clocks, including the IOM interface, are stopped. The data lines are "high", whereas the clocks are "low".

An activation initiated from the exchange side (Info 2 on S-bus detected) will have the consequence that a clock signal is provided automatically.

From the terminal side an activation must be started by setting and resetting the SPU-bit in the SPCR register (see chapter 4).

2.5.5 Timing Recovery

NT and LT-S

In NT and LT-S modes, the 192-kHz transmit bit clock is synchronized to the IOM clock. In the receive direction two cases have to be distinguished depending on whether a bus or a point-to-point operation is programmed in ADF1 (IOM-1) or SQXR (IOM-2) register (see figure 52):

– In a bus configuration (CFS=1), the 192-kHz receive bit clock is identical to the transmit bit clock, shifted by 4.6 µs with respect to the transmit edge. According to CCITT I.430, the receive frame shall be shifted by two bits with respect to the transmit frame.

– In a point-to-point or extended passive bus configuration (CFS=0), the 192-kHz receive bit clock is recovered from the receive data stream on the S interface. The sampling instant for the receive bits is shifted by 3.9 µs with respect to the leading edge of the derived receive clock. According to CCITT I.430, the receive frame can be shifted by 2-8 bits with respect to the transmit frame at the LT-S (NT). However, note that other shifts are also allowed by the ISAC-S (including 0).
TE and LT-T

In TE/LT-T applications, the transmit and receive bit clocks are derived, with the help of the DPLL, from the S interface receive data stream. The received signal is sampled several times inside the derived receive clock period, and a majority logic is used to additionally reduce bit error rate in severe conditions (see chapter 2.5.4). The transmit frame is shifted by two bits with respect to the received frame.

In TE mode the output clocks (DCL, FSC1 etc.) are synchronous to the S interface timing.

In LT-T mode the ISAC-S provides a 512-kHz clock, CP, derived from the 192-kHz receive line clock with the DPLL. If necessary, this reference clock may be used to synchronize the central system (“NT2”) clock generator. The system timing is input over IOM interface bit and frame clocks, DCL and FSC. The relative position of the S and IOM frame is arbitrary. Moreover, the ISAC-S prevents a slip from occurring if the wander between the DCL and CP clocks does not exceed a limit (The ISAC-S enables intermediate storage of: $3 \times B_1$, $3 \times B_2$ and four D-bits, for phase difference and wander absorption). The maximum phase deviation between CP output and DCL input may not exceed 1 $\mu$s per IOM frame (125 $\mu$s). In case a wander greater than 24 $\mu$s is exceeded, a warning is sent twice by the ISAC-S in the C/l channel (“slip”).

If the analog test loop (TL3, see chapter 3.4) is closed, the 192-kHz line clock is internally derived from DCL: therefore no slips can occur in this case.
Figure 53
Clock System of the ISAC®-S in TE and LT-T Modes
2.5.6 Activation/Deactivation

An incorporated finite state machine controls ISDN layer-1 activation/deactivation according to CCITT (see chapter 3.4).

Loss of Synchronization / Resynchronization (TE mode)

The following section describes the behaviour of the PEB 2085/86 in respect to the CTS test procedures for frame alignment.

Setting of the ISAC-S

The ISAC-S needs to be programmed for multiframe operation with the Q-bits set to “1”.

STAR2: MULT = 0
SQXR:SQX1-4 = 1111B (xF)

2.5.6.1 FAinfA_1fr

This test checks if no loss of frame alignment occurs upon a receipt of one bad frame. The pattern for the bad frame is defined as IX_96 kHz. This pattern was revised so that a code violation is generated at the begin of the next info 4 frame.

<table>
<thead>
<tr>
<th>Device</th>
<th>Settings</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>PEB 2085 V2.3</td>
<td>none</td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>PEB 2086 V1.1</td>
<td>none</td>
<td>Pass</td>
<td></td>
</tr>
</tbody>
</table>
2.5.6.2 FAinfB_1fr

This test uses a frame which has no framing and balancing bit.

![Diagram of FAinfB_1fr test](ITD05999)

<table>
<thead>
<tr>
<th>Device</th>
<th>Settings</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>PEB 2085 V2.3</td>
<td>none</td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>PEB 2086 V1.1</td>
<td>none</td>
<td>Pass</td>
<td></td>
</tr>
</tbody>
</table>

2.5.6.3 FAinfD_1fr

This test uses a frame which remains at binary "1" until the first code violation in bit 16. Since it is specified, that a terminal should mirror the received $F_A$-bit in the transmitted $F_A$-bit, a frame is generated by the IUT which will not generate a second code violation. The pattern for a correct i3_BASIC frame states that the $F_A$-bit may have any value.

![Diagram of FAinfD_1fr test](ITD05900)

<table>
<thead>
<tr>
<th>Device</th>
<th>Settings</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>PEB 2085 V2.3</td>
<td>none</td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>PEB 2086 V1.1</td>
<td>none</td>
<td>Pass</td>
<td></td>
</tr>
</tbody>
</table>
2.5.6.4  **FAinfA_kfr**

This test uses a number of IX_96 kHz frames to check the loss of synchronization.

![Image 1](image1.png)

<table>
<thead>
<tr>
<th>Device</th>
<th>Settings</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>PEB 2085 V2.3</td>
<td>n = 2</td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>PEB 2086 V1.1</td>
<td>n = 2</td>
<td>Pass</td>
<td></td>
</tr>
</tbody>
</table>

2.5.6.5  **FAinfB_kfr**

This test uses a number of IX_I4noflag frames to check the loss of synchronization.

![Image 2](image2.png)

<table>
<thead>
<tr>
<th>Device</th>
<th>Settings</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>PEB 2085 V2.3</td>
<td>n = 2</td>
<td>Pass</td>
<td></td>
</tr>
<tr>
<td>PEB 2086 V1.1</td>
<td>n = 2</td>
<td>Pass</td>
<td></td>
</tr>
</tbody>
</table>
2.5.6.6 FAinfD_kfr

This test uses a number of IX_I4voil16 frames to check the loss of synchronization. The first Info 3 frame with the $F_A$-bit set to one looks like an i3_SFAL frame but it is a correct Info 3 frame since the receiver stays synchronous (see FAinfD_1fr).

![Diagram showing the sequence of frames for FAinfD_kfr](ITD05903)

<table>
<thead>
<tr>
<th>Device</th>
<th>Settings</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>PEB 2085 V2.3</td>
<td>n = any value</td>
<td>Fail</td>
<td>The PEB 2085 doesn’t handle the code violation in bit 16 correctly.</td>
</tr>
<tr>
<td>PEB 2086 V1.1</td>
<td>n = 2</td>
<td>Pass</td>
<td></td>
</tr>
</tbody>
</table>

2.5.6.7 FAregain

This test uses I4_BASIC frames to regain the frame alignment. The protocol tester evaluates the difference between sending the first Info 4 frame until a complete Info 3 frame has been received. This period is considered as "m + 1". "m" must be specified before the test is started.

The PEB 2085 achieves always a constant value of $m = 4$ for regaining synchronization. The PEB 2086 or PSB 2186 achieve synchronization after 5 or 6 frames. The actual value depends on internal timing conditions which can not be influenced from extern. This is a result of changes that were made to handle the iXvoil16 test case correctly. The Info 4 pattern generates the second code violation at the position of the $F_A$ bit. Around that bit position, the state machine changes its states. As a result of that overlap, the Info 3 frame is transmitted after 5 frames or one frame later.

![Diagram showing the sequence of frames for FAregain](ITD05904)
2.5.7 D-Channel Access

Depending on the application, the D channel is either switched transparently (no collision resolution) from the IOM to the S/T interface (LT-S and NT modes) or it is submitted to the D-channel access procedure according to CCITT recommendation I.430 (TE mode). For trunk line applications (LT-T mode) both modes of D-channel processing are applicable and may be selected by appropriate register programming of the ISAC-S.

The D-channel access procedure according to CCITT I.430 including priority management is fully implemented in the ISAC-S:

In TE and LT-T mode, if collision detection is programmed (MODE:DIM2-0), a collision is detected if either an echo bit of "0" is recognized and a D bit of "1" was generated, or an echo bit of "1" is recognized and a D bit of "0" was generated. When this occurs, D-channel transmission is immediately stopped, and the echo channel is monitored to enable a subsequent D-channel access to be attempted.

When used in LT-S (NT) mode the device generates the echo bits necessary for D-channel collision detection.

Stop/Go Bit

As the collision resolution is performed by the layer-1 part of the device, an information about the D-channel status ("ready" or "busy") must be sent back to the layer-2 part to control HDLC transmission. For this goal a Stop/Go (S/G) bit is transmitted over the IOM interface to the layer-2 device.

Depending on the selected IOM mode the S/G bit is either transmitted in bit 20 of an IOM-1 frame (4-byte frame structure) or in bit 90 of an IOM-2 frame (12-byte structure) (see figures 26 and 40).

A logical "1" of the S/G bit indicates a collision on the S bus. By sending the S/G bit a logical "0" to the layer-2 controller in anticipation of the S bus D channel "ready"-state, the first valid 0 bits will emerge from the layer-1 part at exactly that moment an access is becoming possible.

Selection of D-Channel Access Mode

For proper operation of the D-channel access procedure, the ISAC-S must be programmed via the MODE (see chapter 4.1.7) register to evaluate the Stop/Go bit. This is achieved by setting

<table>
<thead>
<tr>
<th>Device</th>
<th>Settings</th>
<th>Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>PEB 2085 V2.3</td>
<td>m = 4</td>
<td>Fail</td>
<td></td>
</tr>
<tr>
<td>PEB 2086 V1.1</td>
<td>m = 5 or 6</td>
<td>Pass</td>
<td></td>
</tr>
</tbody>
</table>
MODE: DIM2-0 to 001 or 011.

Selection of the Priority Class

The priority class (priority 8 or priority 10) is selected by transferring the appropriate activation command via the Command/Indicate (C/I) channel of the IOM interface to the layer-1 controller. If the activation of the S interface is initiated by a TE, the priority class is selected implicitly by the choice of the activation command. If the S interface is activated from the NT, an activation command selecting the desired priority class should be programmed at the TE on reception of the activation indication (AI8). In the activated state, the priority class may be changed whenever required simply by programming the respective activation request command (AR8 or AR10). The following table summarizes the C/I codes used for setting the priority classes:

**Table 6**

**Priority Commands/Indications for TE/LT-T Mode**

<table>
<thead>
<tr>
<th>Command (upstream)</th>
<th>Abbr.</th>
<th>Code</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Activate request, set priority 8</td>
<td>AR8</td>
<td>1000</td>
<td>Activation command: Set D-channel priority to 8</td>
</tr>
<tr>
<td>Activate request, set priority 10</td>
<td>AR10</td>
<td>1001</td>
<td>Activation command: Set D-channel priority to 10</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Indication (downstream)</th>
<th>Abbr.</th>
<th>Code</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Activate indication with priority class 8</td>
<td>AI8</td>
<td>1100</td>
<td>Info 4 received: D-channel priority is 8 or 9</td>
</tr>
<tr>
<td>Activate indication with priority class 10</td>
<td>AI10</td>
<td>1101</td>
<td>Info 4 received: D-channel priority is 10 or 11</td>
</tr>
</tbody>
</table>
2.5.8 S- and Q-Channel Access

Access to the received/transmitted S or Q channel is provided via registers. As specified by CCITT I.430, the Q bit is transmitted from TE to NT in the position normally occupied by the auxiliary framing bit (F_A) in one frame out of 5, whereas the S bit is transmitted from NT to TE in a spare bit, see figure 43.

The functions provided by the ISAC-S are:

**TE/LT-T mode:**
- Synchronization to the received 20-frame multiframe by means of the received M bit pattern. Synchronism is achieved when the M bit has been correctly received during 20 consecutive frames starting from frame number 1 (table 7).
- When synchronism is achieved, the four received S bits in frames 1, 6, 11 and 16 are stored as SQR1 to SQR4 in the SQRR register if the complete M bit multiframe pattern was correctly received in the corresponding multiframe. A change in any of the received four bits (SQR1, 2, 3 or 4) is indicated by an interrupt (CISQ in ISTA and SQC in CIR0).
- When an M bit is observed to have a value different from that expected, the synchronism is considered lost. The SQR bits are not updated until synchronism is regained. The synchronization state is constantly indicated by the SYN bit in the SQRR register.
- When synchronism with the received multiframe is achieved, the four bits SQX1 to SQX4 stored in the SQXR register are transmitted as the four Q bits (F_A bit position) in frames 1, 6, 11 and 16 respectively (starting from frame number one). Otherwise the bit transmitted is a mirror of the received F_A bit. At loss of synchronism (mismatch in M bit) the mirroring is resumed starting with the next F_A bit.
LT-S/NT mode:
- Generation of the F\textsubscript{A} and M bit patterns according to table 7.
- The four bits received in the F\textsubscript{A} bit position in frames 1, 6, 11 and 16 (Q bits) are stored as SQR1 to SQR4 in the SQRR register. A change in any of the received bits (SQR1 or 2 or 3 or 4) is indicated by interrupt (CISQ in ISTA).
- The four bits SQX1 to SQX4 stored in the SQXR register are transmitted as the four S bits in frames 1, 6, 11 and 16, respectively.
- The S/T multiframe generation can be disabled in the STAR2 register (MULT bit).

**Table 7**
**S and Q Bit Position Identification and Multiframe Structure**

<table>
<thead>
<tr>
<th>Frame Number</th>
<th>NT-to-TE F\textsubscript{A} bit Position</th>
<th>NT-to-TE M Bit</th>
<th>NT-to-TE S Bit</th>
<th>TE-to-NT F\textsubscript{A} bit Position</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ONE</td>
<td>ONE</td>
<td>S1</td>
<td>ONE</td>
</tr>
<tr>
<td>2</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>3</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>4</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>5</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>6</td>
<td>ONE</td>
<td>ZERO</td>
<td>S2</td>
<td>ONE</td>
</tr>
<tr>
<td>7</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>8</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>9</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>10</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>11</td>
<td>ONE</td>
<td>ZERO</td>
<td>S3</td>
<td>ZERO</td>
</tr>
<tr>
<td>12</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>13</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>14</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>15</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>16</td>
<td>ONE</td>
<td>ZERO</td>
<td>S4</td>
<td>ZERO</td>
</tr>
<tr>
<td>17</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>18</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>19</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>20</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>1</td>
<td>ONE</td>
<td>ONE</td>
<td>S1</td>
<td>ONE</td>
</tr>
<tr>
<td>2</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>etc.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
2.5.9 S-Frame and Multiframe Synchronization (PEB 2086 only)

The PEB 2086 offers the capability to control the start of the S-frame as well as the start of the multiframe from external signals. Applications which require synchronization between different S-interfaces are possible. Such an application is the connection of DECT base stations to PBX line cards.

![Multiframe Synchronization using the M-Bit](IT503735)

**Figure 54**
Multiframe Synchronization using the M-Bit

### 2.5.9.1 S-Frame Start (LT-S, NT mode)

The CP-input can be used as S-frame trigger. Therefore, a 4 kHz signal must be applied. If no signal is applied (CP = 0) the S-frames are triggered internally.

### 2.5.9.2 Multiframe / Superframe Synchronization (LT-S, NT-Mode)

The X2 pin can be used to synchronize the multiframe structure between several S-transceivers. Multiframe generation must be enabled.

The value of X2 is sampled at the falling edge of CP or at the start of the F-bit of the S-frame whatever occurs earlier.

If the input on X2 is "1", the multiframe counter is reset to frame no.1 and as a result, the M-bit is transmitted as "1".
If X2 become "0" again, the multiframe counter counts 20 frames and begins again autonomously.

If X2 is kept "1", the multiframe counter is permanently reset and the M-bit stays at "1". If X2 becomes "0" for only one S-frame, the multiframe-counter reaches frame no. 2 at which "0" is transmitted in the M-bit location.

Thus, the M-bit can be use to transfer synchronization pulses of any internal between different S-interfaces.

---

**Figure 55**

S-Frame Trigger and Multiframe Generation

2.5.9.3 M-Bit Output (TE Mode)

In TE mode, the PEB 2086 outputs the value of the M-bit multiplexed to the value of the Echo-bits on the X2 pin.

The value of M should be sampled at the falling edge of FSC.
2.6 Terminal Specific Functions

Watchdog and External Awake

In addition to the ISAC-S standard functions supporting the ISDN basic access, the ISAC-S contains optional functions, useful in various terminal configurations.

The terminal specific functions are enabled by setting bit TSF (STCR register) to “1”. This has two effects:

– The SIP/EAW line is defined as an External Awake input (and not as SLD line);
– Second, the interrupts SAW and WOV (EXIR register) are enabled:

● SAW (Subscriber Awake) generated by a falling edge on the EAW line
● WOV (Watchdog timer overflow) generated by the watchdog timer. This occurs when the processor fails to write two consecutive bit patterns in ADF1:

<table>
<thead>
<tr>
<th>ADF1</th>
<th>WTC1</th>
<th>WTC2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Watchdog Timer Control 1, 0.

The WTC1 and WTC2 bits have to be successively written in the following manner within 128 ms:

<table>
<thead>
<tr>
<th>WTC1</th>
<th>WTC2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

As a result the watchdog timer is reset and restarted. Otherwise a WOV is generated.

Deactivating the terminal specific functions is only possible with a hardware reset.

Having enabled the terminal specific functions via TSF=1, the user can make the ISAC-S generate a reset signal by programming the Reset Source Select RSS bit (CIXR/CIX0 register), as follows:

0 → A reset signal is generated as a result of
– a falling edge on the EAW line (subscriber awake)
– a C/I code change (exchange awake)

A falling edge on the EAW line also forces the IDP1 line of the IOM interface to zero. The consequence of this is that the IOM interface and the ISAC-S leaves the power-down state.

A corresponding interrupt status (CISQ or SAW) is also generated.
A reset signal is generated as a result of the expiration of the watchdog timer (indicated by the WOV interrupt status).

Note that the watchdog timer is not running when the ISAC-S is in the power-down state (IOM not clocked).

Note: Bit RSS has a significance only if terminal specific functions are activated (TSF=1).

The RSS bit should be set to "1" by the user when the ISAC-S is in power-up to prevent an edge on the EAW line or a change in the C/I code from generating a reset pulse.

Switching RSS from 0 to 1 or from 1 to 0 resets the watchdog timer.

The reset pulse generated by the ISAC-S (output via RST pin) has a pulse width of:
- 125 µs when generated by the watchdog timer
- 16 ms when generated by EAW line or C/I code change.
2.7 Test Functions

The ISAC-S provides several test and diagnostic functions which can be grouped as follows:
- digital loop via TLP (Test Loop, SPCR register) command bit: IDP1 is internally connected with IDP0, output from layer 1 (S/T) on IDP0 is ignored; this is used for testing ISAC-S functionality excluding layer 1;
- test of layer-2 functions while disabling all layer-1 functions and pins associated with them (including clocking, in TE mode), via bit TEM (Test Mode in ADF1 register); the ISAC-S is then fully compatible to the ICC (PEB 2070) seen at the IOM interface. Note that in IOM-1 mode also the internal pull-up resistors at IDP0/1 are disconnected.
- loop at the analog end of the S interface;

**TE/LT-T:**
Test loop 3 is activated with the C/I channel command Activate Request Loop (ARL). An S interface is not required since INFO3 is looped back to the receiver. When the receiver has synchronized itself to this signal, the message "Test Indication" (or "Awake Test Indication") is delivered in the C/I channel. No signal is transmitted over the S interface.

In the test loop mode the S interface awake detector is enabled i.e. if a level is detected (e.g. Info 2/Info 4) this will be reported by the Awake Test Indication (ATI). The loop function is not effected by this condition and the internally generated 192-kHz line clock does not depend on the signal received at the S interface.

**NT/LT-S:**
Test loop 2 is likewise activated over the IOM interface with Activate Request Loop (ARL). No S line is required. INFO4 is looped back to the receiver and also sent to the S interface. When the receiver is synchronized, the message "AIU" is sent in the C/I channel. In the test loop mode the S interface awake detector is disabled, and echo bits are set to logical "0".
- special loops are programmed via C2C1-0 and C1C1-0 bits (register SPCR)
- transmission of special test signals on the S/T interface according to the modified AMI code are initiated via a C/I command written in CIXR/CIX0 register (cf. chapter 3.4).

Two kinds of test signals may be sent by the ISAC-S: single pulses and continuous pulses. The single pulses are of alternating polarity, one S interface bit period wide, 0.25 ms apart, with a repetition frequency of 2 kHz. Single pulses can be sent in all applications. The corresponding C/I command in TE, LT-S and LT-T applications is SSZ (Send single zeros). Alternatively, this test mode can be effected by pulling pin SSZ (pin X2, NT mode only) to logical "0".

Continuous pulses are likewise of alternating polarity, one S-interface bit period wide, but they are sent continuously. The repetition frequency is 96 kHz. Continuous pulses may be transmitted in all applications. This test mode is entered in LT-S, LT-T and TE applications with the C/I command SCZ. Alternatively, pin SCZ (pin CP, NT mode only) can be pulled to logical "0".
2.8 Layer-2 Functions for the ISDN Basic Access

LAPD, layer 2 of the D-channel protocol (CCITT I.441) includes functions for:

- Provision of one or more data link connections on a D channel (multiple LAP).
  Discrimination between the data link connections is performed by means of a data link
  connection identifier (DLCI = SAPI + TEI)

- HDLC-framing

- Application of a balanced class of procedure in point-multipoint configuration.

The simplified block diagram in figure 56 shows the functional blocks of the ISAC-S which
support the LAPD protocol.
For the support of LAPD the ISAC-S contains an HDLC transceiver which is responsible for flag generation/recognition, bit stuffing mechanism, CRC check and address recognition.

A powerful FIFO structure with two 64-byte pools for transmit and receive directions and an intelligent FIFO controller permit flexible transfer of protocol data units to and from the μC system.

2.8.1 Message Transfer Modes

The HDLC controller can be programmed to operate in various modes, which are different in the treatment of the HDLC frame in the receive direction. Thus, the receive data flow and the address recognition features can be programmed in a flexible way, which satisfies different system requirements.

In the auto mode the ISAC-S handles elements of procedure of the LAPD (S and I frames) according to CCITT I.441 fully autonomously.

For the address recognition the ISAC-S contains four programmable registers for individual SAPI and TEI values SAP1-2 and TEI1-2, plus two fixed values for "group" SAPI and TEI, SAPG and TEIG.

There are 5 different operating modes which can be set via the MODE register (addr. $22_{16}$):

**Auto mode** (MDS2, MDS1 = 00)

Characteristics:

- Full address recognition (1 or 2 bytes).
- Normal (mod 8) or extended (mod 128) control field format
- Automatic processing of numbered frames of an HDLC procedure

If a 2-byte address field is selected, the high address byte is compared with the fixed value $FE_H$ or $FC_H$ (group address) as well as with two individually programmable values in SAP1 and SAP2 registers. According to the ISDN LAPD protocol, bit 1 of the high byte address will be interpreted as command/response bit (C/R) dependent on the setting of the CRI bit in SAP1, and will be excluded from the address comparison.

Similarly, the low address byte is compared with the fixed value $FF_H$ (group TEI) and two compare values programmed in special registers (TEI1, TEI2). A valid address will be recognized in case the high and low byte of the address field match one of the compare values.

The ISAC-S can be called (addressed) with the following address combinations:

- SAP1/TEI1
- SAP1/$FF_H$
- SAP2/TEI2
- SAP2/$FF_H$
- $FE_H$ ($FC_H$)/TEI1
- $FE_H$ ($FC_H$)/TEI2
- $FE_H$ ($FC_H$)/$FF_H$
Functional Description

Only the logical connection identified through the address combination SAP1, TEI1 will be processed in the auto mode, all others are handled as in the non-auto mode. The logical connection handled in the auto mode must have a window size 1 between transmitted and acknowledged frames. HDLC frames with address fields that do not match with any of the address combinations, are ignored by the ISAC-S.

In case of a 1-byte address, TEI1 and TEI2 will be used as compare registers. According to the X.25 LAPB protocol, the value in TEI1 will be interpreted as command and the value in TEI2 as response.

The control field is stored in the RHCR register and the I field in the RFIFO. Additional information is available in the RSTA.

**Non-auto mode** (MDS2, MDS1 = 01)

Characteristics: Full address recognition (1 or 2 bytes)
Arbitrary window sizes

All frames with valid addresses (address recognition identical to auto mode) are accepted and the bytes following the address are transferred to the μP via RHCR and RFIFO. Additional information is available in the RSTA.

**Transparent mode 1** (MDS2, MDS1, MDS0 = 101)

Characteristics: TEI recognition

A comparison is performed only on the second byte after the opening flag, with TEI1, TEI2 and group TEI (FF₂). In the case of a match, the first address byte is stored in SAPR, the (first byte of the) control field in RHCR, and the rest of the frame in the RFIFO. Additional information is available in the RSTA.

**Transparent mode 2** (MDS2, MDS1, MDS0 = 110)

Characteristics: no address recognition

Every received frame is stored in the RFIFO (first byte after opening flag to CRC field). Additional information can be read from the RSTA.

**Transparent mode 3** (MDS2, MDS1, MDS0 = 111)

Characteristics: SAPI recognition

A comparison is performed on the first byte after the opening flag with SAP1, SAP2 and group SAPI (FE/FC₂). In the case of a match, all the following bytes are stored in RFIFO. Additional information can be read from the RSTA.

### 2.8.2 Protocol Operations (auto mode)

In addition to address recognition all S and I frames are processed in hardware in the auto mode. The following functions are performed:

- update of transmit and receive counter
- evaluation of transmit and receive counter
- processing of S commands
- flow control with RR/RNR
- response generation
- recognition of protocol errors
- transmission of S commands, if an acknowledgement is not received
- continuous status query of remote station after RNR has been received
- programmable timer/repeater functions.

The processing of frames in auto mode is described in detail in chapter 2.8.5: **Documentation of the Auto Mode**.

### 2.8.3 Reception of Frames

A $2 \times 32$ byte FIFO buffer (receive pools) is provided in the receive direction. The control of the data transfer between the CPU and the ISAC-S is handled via interrupts. There are two different interrupt indications concerned with the reception of data:

- RPF (Receive Pool Full) interrupt, indicating that a 32-byte block of data can be read from the RFIFO and the received message is not yet complete.
- RME (Receive Message End) interrupt, indicating that the reception of one message is completed, i.e. either
  - one message $\leq 32$ bytes, or
  - the last part of a message $> 32$ bytes

is stored in the RFIFO.

Depending on the message transfer mode the address and control fields of received frames are processed and stored in the Receive FIFO or in special registers as depicted in **figure 58**.

The organization of the RFIFO is such that up to two short ($\leq 32$ bytes), successive messages, with all additional information can be stored. The contents of the RFIFO would be, for example, as shown in **figure 57**.
Figure 57
Contents of RFIFO (short message)
**Figure 58**

**Receive Data Flow**

**Note 1** Only if a 2-byte address field is defined (MDS0 = 1 in MODE register).

**Note 2** Comparison with Group TEI (FFH) is only made if a 2-byte address field is defined (MDS0 = 1 in MODE register).

**Note 3** In the case of an extended, modulo 128 control field format (MCS = 1 in SAP2 register) the control field is stored in the RHCR in compressed form (I frames).

**Note 4** In the case of extended control field, only the first byte is stored in the RHCR, the second in the RFIFO.
When 32 bytes of a message longer than that are stored in the RFIFO, the CPU is prompted to read out the data by an RPF interrupt. The CPU must handle this interrupt before more than 32 additional bytes are received, which would cause a "data overflow" (figure 59). This corresponds to a maximum CPU reaction time of 16 ms (data rate 16 kbit/s).

After a remaining block of less than or equal to 16 bytes has been stored, it is possible to store the first 16 bytes of a new message (see figure 59). The internal memory is now full. The arrival of additional bytes will result in "data overflow" (RSTA:RDO) and a third new message in "frame overflow" (EXIR:RFO). The generated interrupts are inserted together with all additional information into a queue to be individually passed to the CPU.

After an RPF or RME interrupt has been processed, i.e. the received data has been read from the RFIFO, this must be explicitly acknowledged by the CPU issuing an RMC (Receive Message Complete) command.

The ISAC-S can then release the associated FIFO pool for new data. If there is an additional interrupt in the queue it will be generated after the RMC acknowledgement.

![Figure 59]( ITS01501)

**Figure 59**

*Contents of the RFIFO (long messages)*
Information about the received frame is available for the µP when a RME interrupt is generated, as shown in *table 8*.

### Table 8
**Receive Information at RME Interrupt**

<table>
<thead>
<tr>
<th>Information</th>
<th>Register (adr. hex)</th>
<th>Bit</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>First byte after flag (SAPI of LAPD address field)</td>
<td>SAPR (26)</td>
<td>–</td>
<td>Transparent mode 1</td>
</tr>
<tr>
<td>Control field</td>
<td>RHCR (29)</td>
<td>–</td>
<td>Auto mode, I (modulo 8) and U frames</td>
</tr>
<tr>
<td>Compressed control field</td>
<td>RHCR (29)</td>
<td>–</td>
<td>Auto mode, I frames (modulo 128)</td>
</tr>
<tr>
<td>2nd byte after flag</td>
<td>RHCR (29)</td>
<td>–</td>
<td>Non-auto mode, 1-byte address field</td>
</tr>
<tr>
<td>3rd byte after flag</td>
<td>RHCR (29)</td>
<td>–</td>
<td>Non-auto mode, 2-byte address field</td>
</tr>
<tr>
<td>Type of frame (Command/Response)</td>
<td>RSTA (27)</td>
<td>C/R</td>
<td>Auto mode, 2 byte address field</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Non-auto mode, 2-byte address field</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Transparent mode 3</td>
</tr>
<tr>
<td>Recognition of SAPI</td>
<td>RSTA (27)</td>
<td>SA1-0</td>
<td>Auto mode, 2 byte address field</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Non-auto mode, 2-byte address field</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Transparent mode 3</td>
</tr>
<tr>
<td>Recognition of TEI</td>
<td>RSTA (27)</td>
<td>TA</td>
<td>All except transparent modes 2, 3</td>
</tr>
<tr>
<td>Result of CRC check (correct/incorrect)</td>
<td>RSTA (27)</td>
<td>CRC</td>
<td>ALL</td>
</tr>
<tr>
<td>Data available in RFIFO (yes/no)</td>
<td>RSTA (27)</td>
<td>RDA</td>
<td>ALL</td>
</tr>
<tr>
<td>Abort condition detected (yes/no)</td>
<td>RSTA (27)</td>
<td>RAB</td>
<td>ALL</td>
</tr>
<tr>
<td>Data overflow during reception of a frame (yes/no)</td>
<td>RSTA (27)</td>
<td>RDO</td>
<td>ALL</td>
</tr>
<tr>
<td>Number of bytes received in RFIFO</td>
<td>RBCL (25)</td>
<td>RBC4-0</td>
<td>ALL</td>
</tr>
<tr>
<td>Message length</td>
<td>RBCL (25)</td>
<td>RBC11-0</td>
<td>ALL</td>
</tr>
</tbody>
</table>

#### 2.8.4 Transmission of Frames

A $2 \times 32$ byte FIFO buffer (transmit pools) is provided in the transmit direction.

If the transmit pool is ready (which is true after an XPR interrupt or if the XFW bit in STAR is
set), the CPU can write a data block of up to 32 bytes to the transmit FIFO. After this, data transmission can be initiated by command.

Two different frames types can be transmitted:
- Transparent frame (command: XTF), or
- I frames (command: XIF)

as shown in figure 60.

For transparent frames, the whole frame including address and control field must be written to the XFIFO.

<table>
<thead>
<tr>
<th>HDLC Frame</th>
<th>Flag</th>
<th>Address</th>
<th>Control</th>
<th>Information</th>
<th>CRC</th>
<th>Flag</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmit I-Frame (XIF)</td>
<td>Flag</td>
<td>XAD1</td>
<td>Control</td>
<td>XIFIFO</td>
<td>CRC</td>
<td>Flag</td>
</tr>
<tr>
<td>Auto Mode, 8-Bit Addr.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transmit I-Frame (XIF)</td>
<td>Flag</td>
<td>XAD1</td>
<td>XAD2</td>
<td>XIFIFO</td>
<td>CRC</td>
<td>Flag</td>
</tr>
<tr>
<td>Auto Mode, 16-Bit Addr.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transmit Transparent Frame (XTF)</td>
<td>Flag</td>
<td>XIFIFO</td>
<td>CRC</td>
<td>Flag</td>
<td></td>
<td></td>
</tr>
<tr>
<td>All Modes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: Length of Control Field is 8 or 16 Bit

Description of Symbols:
- \( \overline{\text{R}} \) Generated automatically by ISAC-S
- \( \overline{\text{W}} \) Written initially by CPU (Info Register)
- \( \overline{\text{L}} \) Loaded (repeatedly) by CPU upon ISAC-S request (XPR Interrupt)

**Figure 60**

**Transmitter Data Flow**

The transmission of I frames is possible only if the ISAC-S is operating in the auto-mode. The address and control field is autonomously generated by the ISAC-S and appended to the frame, only the data in the information field must be written to the XFIFO.

If a 2 byte address field has been selected, the ISAC-S takes the contents of the XAD 1 register to build the high byte of the address field, and the contents of the XAD 2 register to build the low byte of the address field.

Additionally the C/R bit (bit 1 of the high byte address, as defined by LAPD protocol) is set to "1" or "0" dependent on whether the frame is a command or a response.
In the case of a 1 byte address, the ISAC-S takes either the XAD 1 or XAD 2 register to
differentiate between command or response frame (as defined by X.25 LAP B).

The control field is also generated by the ISAC-S including the receive and send sequence
number and the poll/final (P/F) bit. For this purpose, the ISAC-S internally manages send and
receive sequence number counters.

In the auto mode, S frames are sent autonomously by the ISAC-S. The transmission of U
frames, however, must be done by the CPU. U frames must be sent as transparent frames
(CMDR:XTF), i.e. address and control field must be defined by the CPU.

Once the data transmission has been initiated by command (CMDR:XTF or XIF), the data
transfer between CPU and the ISAC-S is controlled by interrupts.

The ISAC-S repeatedly requests another data packet or block by means of an ISTA:XPR
interrupt, every time no more than 32 bytes are stored in the XFIFO.

The processor can then write further data to the XFIFO and enable the continuation of frame
transmission by issuing an XIF/XTF command.

If the data block which has been written last to the XFIFO completes the current frame, this
must be indicated additionally by setting the XME (Transmit Message End) command bit. The
ISAC-S then terminates the frame properly by appending the CRC and closing flag.

If the CPU fails to respond to an XPR interrupt within the given reaction time, a data underrun
condition occurs (XFIFO holds no further valid data). In this case, the ISAC-S automatically
aborts the current frame by sending seven consecutive "ones" (ABORT sequence).

The CPU is informed about this via an XDU (Transmit Data Underrun) interrupt.

It is also possible to abort a message by software by issuing a CMDR:XRES (Transmitter
RESet) command, which causes an XPR interrupt.

After an end of message indication from the CPU (CMDR:XME command), the termination of
the transmission operation is indicated differently, depending on the selected message
transfer mode and the transmitted frame type.

If the ISAC-S is operating in the auto mode, the window size (= number of outstanding
unacknowledged frames) is limited to "1"; therefore an acknowledgement is expected for every
I frame sent with an XIF command. The acknowledgement may be provided either by a
received S or I frame with corresponding receive sequence number.

If no acknowledgement is received within a certain time (programmable), the ISAC-S requests
an acknowledgement by sending an S frame with the poll bit set (P = 1) (RR or RNR). If no
response is received again, this process is repeated in total N2 times (retry count,
programmable via TIMR register).
The termination of the transmission operation may be indicated either with:

- XPR interrupt, if a positive acknowledgement has been received,
- XMR interrupt, if a negative acknowledgement has been received, i.e. the transmitted message must be repeated (XMR = Transmit Message Repeat),
- TIN interrupt, if no acknowledgement has been received at all after N2 times the expiration of the time period $t_1$ (TIN = Timer INterrupt, XPR interrupt is issued additionally).

**Note:** Prerequisite for sending I frames in the auto mode (XIF) is that the internal operational mode of the timer has been selected in the MODE register (TMD bit = 1).

The transparent transmission of frames (XTF command) is possible in all message transfer modes. The successful termination of a transparent transmission is indicated by an XPR interrupt.

In all cases, collisions which occur on the S-bus (D channel) before the first XFIFO pool has been completely transmitted and released are treated without μP interaction. The ISAC-S will retransmit the frame automatically.

If a collision is detected after the first pool has been released, the ISAC-S aborts the frame and requests the processor to repeat the frame with an XMR interrupt.

### 2.8.5 Documentation of the Auto Mode

The auto mode of the ICC and ISAC-S is only applicable for the states 7 and 8 of the LAPD protocol. All other states (1 to 6) have to be performed in Non-Auto Mode (NAM). Therefore this documentation gives an overview of how the device reacts in the states 7 and 8, which reactions require software programming and which are done by the hardware itself, when interrupts and status register contents are set or change. The necessary software actions are also detailed in terms of command or mode register access.

The description is based on the SDL-diagrams of the ETSI TS 46-20 dated 1989.

The diagrams are only annotated by documentary signs or texts (mostly register descriptions) and can therefore easily be interpreted by anyone familiar with the SDL description of LAPD. All deviations that occur are specially marked and the impossible actions, paths etc. are crossed out.

To get acquainted with this documentation, first read through the legend-description and the additional general considerations, then start with the diagrams, referring to the legend and the register description in the Technical Manual if necessary.

We hope you will profit from this documentation and use our software-saving auto mode.
2.8.5.1 Legend of the Auto-Mode-Documentation

a. Symbols within a path
   There are 3 symbols within a path

   a.1. In the auto mode the device processes all subsequent state transitions
        branchings etc. up to the next symbol.

   a.2. In the auto mode the device does not process the state transitions, 
        branchings etc. Within the path appropriate directions are given with 
        which the software can accomplish the required action.

   a.3. A path cannot be implemented and no software or hardware action 
        can change this. These paths are either optional or only applicable for 
        window-size > 1.
b. **Symbols at a path**

There is 1 symbol at a path

b.1. ❌ marks the beginning of a path, for which a.3 applies.

c. **Symbols at an internal or external message box.**

There are 2 symbols at a message box.

c.1. ❌ This symbol means, that the action described in the box is not possible. Either the action specified is not done at all or an additional action is taken (written into the box).

**Note:** The impossibility to perform the optional T203 timer-procedure is not explicitly mentioned; the corresponding actions are only crossed out.

c.2. ❌ This symbol means, that within a software-path, by taking the prescribed register actions the contents of the box will be done automatically.

d. **Text within boxes**

Text within boxes can be grouped in one of two classes.

d.1. TextBox or Box Text The text denotes an interrupt which is always associated with the event. (But can also be associated with other events). (See ISTA and EXIR register description in the Technical Manual for an interrupt description).

d.2. Box Text The text describes a register access

either a register read access to discriminate this state from others or to reach a branching condition

or a register write access to give a command.

The text is placed in the box that describes the functions for which the register access is needed.
e. Text attached at the side of boxes

   e.1. The text describes an Interrupt associated with the contents of the box. The interrupt is always associated with the box contents, if the interrupt name is not followed by a "/", it is associated only under appropriate conditions if a "/" is behind it.

   e.2. The text describes a possible or mandatory change of a bit in a status-register associated with the contents of the box.

   (The attached texts can also be placed on the left side.)

f. Text above and below boxes

   f.1. Text describes a mandatory action to be performed on the contents of the box.

   f.2. Text describes a mandatory action to be taken as a result of the contents of the box.

   Action here means register access.

g. Shade boxes

   The box describes an impossible state or action for the device.
2.8.5.2 Additional General Considerations when Using the Auto Mode

a) Switching from auto mode to non-auto mode.

As mentioned in the introduction the auto mode is only applicable in the states 7 and 8 of the LAPD. Therefore whenever these states have to be left (which is indicated by a "Mode:NAM" text) there are several actions to be taken that could not all be detailed in the SDL-diagrams:

a.1) write non-auto mode and TMD = 0 into the mode register.

a.2) write the timer register with an arbitrary value to stop it. The timer T200 as specified in the LAPD-protocol is implemented in the hardware only in the states 7 and 8; in all other states this or any other timer-procedure has to be done by the software with the possible use of the timer in external timer mode.

a.3) read the WFA bit of the STAR2 register and store it in a software variable. The information in this bit may be necessary for later decisions. When switching from auto mode to non-auto mode XPR interrupts may be lost.

a.4) In the non-auto mode the software has to decode I, U and S-frames because I and S frames are only handled autonomously in the auto mode.

a.5) The RSC and PCE interrupts, the contents of the STAR2 register and the RRNR bit in the STAR register are only meaningful within the auto mode.

a.6) leave some time before RHR or XRES is written to reset the counters, as a currently sent frame may not be finished yet.

b) What has to be written to the XFIFO?

In the legend description when the software has to write contents of a frame to the XFIFO only "XFIFO" is shown in the corresponding box. We shall give here a general rule of what has to be written to the XFIFO:

a) For sending an I-frame with CMDR:XIF, only the information field content, i.e. no SAPI, TEI, Control field should be written to the XFIFO.

b) For sending an U-frame or any other frame with CMDR:XTF, the SAPI, TEI and the control field has to be written to the XFIFO.

c) The interrupts XPR and XMR.

The occurrence of an XPR interrupt in auto mode after an XIF command indicates that the I-frame sent was acknowledged and the next I frame can be sent, if STAR2:TREC indicates state 7 and STAR:RRNR indicates Peer Rec not busy. If Peer Rec is busy after an XPR, the software should wait for the next RSC interrupt before sending the next I-frame. If the XPR happens to be in the timer recovery state, the software has to poll the STAR2 register until the state multiple frame established is reached or a TIN interrupt is issued which requires auto mode to be left (One of these two conditions will occur before the time T200*N200). In non-auto mode or after an XTF command the XPR just indicates, that the frame was sent successfully.
The occurrence of an XMR interrupt in auto mode after an XIF command indicates that the I-frame sent was either rejected by the Peer Entity or that a collision occurred on the S-interface. In both cases the I-frame has to be retransmitted (after an eventual waiting for the RSC interrupt if the Peer Rec was busy; after an XMR the device will always be in the state 7). In non-auto mode or after an XTF command the XMR indicates that a collision occurred on the S-interface and the frame has to be retransmitted.

d) The resetting of the RC variable:

The RC variable is reset in the ICC and ISAC-S when leaving the state timer recovery. The SDL diagrams indicate a reset in the state multiple frame established when T200 expires. There is no difference to the outside world between these implementations however our implementation is clearer.

e) The timer T203 procedure:

We do not fully support the optional timer T203 procedure, but we can still find out whether or not S-frames are sent on the link in the auto mode. By polling the STAR2:SDET bit and (re)starting a software timer whenever a one is read we can build a quasi T203 procedure which handles approximately the same task. When T203 expires one is supposed to go into the timer recovery state with RC = 0. This is possible for the ICC and ISAC-S by just writing the STI bit in the CMDR register (auto mode and internal timer mode assumed).

f) The congestion procedure as defined in the 1 TR 6 of the "Deutsche Bundespost":

In the 1 TR 6 a variable \( N_2 \times 4 \) is defined for the maximum number of Peer Busy requests. The 1 TR 6 is in this respect not compatible with the Q921 of CCITT or the ETSI 46-20 but it is, nevertheless, sensible to avoid getting into a hangup situation. With the ICC and ISAC-S this procedure can be implemented:

After receiving an RSC interrupt with RRNR set one starts a software-timer. The timer is reset and stopped if one either receives another RSC interrupt with a reset RRNR, if one receives a TIN interrupt or if other conditions occur that result in a reestablishment of the link. The timer expires after \( N_2 \times 4 \times T_200 \) and in this case the 1 TR 6 recommends a reestablishment of the link.

2.8.5.3 Dealing with Error Conditions

In the Recommendation Q.921 of CCITT (Blue Book) several error conditions are described. We shall deal with them as far as they touch the auto mode of the ISAC-S (which only applies for states 7,8 of Q.921).

Throughout the following document in subsections 1 we shall give the original Q.921-text. For better discrimination against comments the original text is printed in italic characters. Please note that Q.921/table 5 has been corrected according to Corrigendum No. 1 10/1989. Subsections 2 document how the ISAC-S react in all cases, and subsections 3 will give hints how your software should respond to these reactions.

Invalid Frames and Frame Abortion

During data transmission invalid frames and frame abortion generally lead to error conditions.
Q921: Invalid Frames and Frame Abortion

Paragraphs 2.9 and 2.10 of the Q.921 deal with Invalid Frames and Frame Abortion. In the following the original text is given.

Q.921 § 2.9: Invalid Frames

An invalid frame is a frame which:

a) is not properly bounded by two flags, or
b) has fewer than 6 octets between flags or frames that contain sequence numbers, or
c) does not consist of an integral number of octets prior to zero bit insertion or following zero bit extraction, or
d) contains a frame check sequence error, or
e) contains a single octet address field, or
f) contains a service access point identifier (see § 3.3.3) which is not supported by the receiver.

Invalid frames shall be discarded without notification to the sender. No action is taken as the result of that frame.

Q.921 § 2.10: Frame Abort

Receipt of seven or more contiguous 1 bits shall be interpreted as an abort and the data link layer shall ignore the frame currently being received.

Reaction of the ISAC-S

a) A frame which does not start with a flag is discarded in the ISAC-S. A frame which does not end with a flag is one, that is aborted, i.e. if § 2.9b does not apply then the ISAC-S – discards the frame, if it was an S-frame
or, if it was an I or U-frame
– generates an ISTA: RME (or RPFs and a RME) and
– puts RSTA: RAB = 1 after the RME-Interrupt RAB = 1.

A frame is supposed to be unbounded according to § 5.8.5 if the byte counter RBCH, RBCL after RPF or RME exceeds 528.

b) The frame is discarded by the ISAC-S if
with U-frames or undefined frames it contains less or equal to 4 octets or
with I-frames it contains less or equal to 5 octets
with S-frames it contains less than 6 octets.

For U-frames with a content between 4 and 5 octets exclusively or for I-frames between 5 and 6 octets exclusively an ISTA: RME interrupt is generated and afterwards the RSTA: CRC is set to 0.

c) An S-frame is discarded. In the own-receiver-busy state I-frames are discarded.
For an I-frame in the normal state and U frames, after several possible RPF interrupts and the final RME interrupt, the bit RSTA: CRC is set to 0 in this case.

d) In case of an -S frame, the frame is discarded
   -U and I-frames RSTA: CRC is set to "0" in this case.
e) the frame is discarded
f) the frame is discarded

The reaction to § 2.10 has been already discussed under a)

**Necessary Software Actions**

The software should read the Register RSTA after a RME-interrupt. After having read RAB = 1 or CRC = 0, all frame contents read from the FIFO should be discarded and a CMDR: RMC should be written. After each RPF or RBCH, RBCL should be read and if it exceeds 528, CMDR: RRES should be written. In this way all invalid frames are discarded by the software.

**Data Overflow**

In case of a data overflow, which is only possible while receiving an I-frame or an U-frame with a non-empty information field, the ISAC-S interrupt with ISTA: RME and sets RSTA: RDO to 1. A RSTA: RDO and an ISTA: RFO are a hint that the dynamic reaction time of your software to the RPF, RME interrupt is too slow, so you should change your software. During the development phase you may set CMDR: RNR after an RDO, RFO-condition to protect against further errors, but the final solution can only be to exclude RDO, RFO conditions by an improved software design.

**Frame Rejection Condition**

**Q.921 § 5.8.5: Frame Rejection Condition**

A frame rejection condition results from one of the following conditions:

a) the receipt of an undefined frame (see § 3.6.1, third paragraph)
b) the receipt of a supervisory or unnumbered frame with incorrect length
c) the receipt of an invalid N(R), or
d) the receipt of a frame with an information field which exceeds the maximum established length.

Upon occurrence of a frame rejection condition whilst in the multiple frame operation, the data link layer entity shall:

- issue a MDL-ERROR-INDICATION primitive, and
- initiate re-establishment (see § 5.7.2).

Upon occurrence of a frame rejection condition during establishment of or release from multiple frame operation, or whilst a data link is not established, the data link layer entity shall:

- issue a MDL-ERROR-INDICATION primitive, and
- discard the frame.

**Note:** For satisfactory operation it is essential that a receiver is able to discriminate between invalid frames, as defined in § 2.9, and frames with an information field which exceeds the maximum established length (see § 3.6.11 item d). An unbounded frame may be assumed, and thus discarded, if two times the longest permissible frame plus two octets are received without a flag detection.
For a better understanding we insert the text of § 3.6.1, which is referred to in § 5.8.5 and which reads:

§ 3.6.1 Commands and responses

The following commands and responses are used by either the user or the network data link layer entities and are represented in Q.921/table 5. Each data link connection shall support the full set of commands and responses for each application implemented. The frame types associated with each of the two applications are identified in Q.921/table 5.

Frame types associated with an application not implemented shall be discarded and no action shall be taken as a result of that frame.

For purposes of the LAPD procedures in each application, those frame types not identified in Q.921/table 5 are identified as undefined command and/or response control field. The actions to be taken are specified in § 5.8.5.

We include the original table 5 which is mentioned in § 3.6.1:
### Functional Description

#### Table 9

**Q.921 (Table 5)**

<table>
<thead>
<tr>
<th>Application</th>
<th>Format</th>
<th>Commands</th>
<th>Responses</th>
<th>Encoding</th>
<th>Octet</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Information Transfer</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supervisory</td>
<td>Unacknowledged and</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Multiple-Frame</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>acknowledged</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Information Transfer</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>I(information)</td>
<td></td>
<td>N(S)</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>N(R)</td>
<td>P</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RR (receive ready)</td>
<td></td>
<td>0 0 0 0 0 0 0 0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>RR (receive ready)</td>
<td></td>
<td></td>
<td>N(R)</td>
<td>P/F</td>
</tr>
<tr>
<td></td>
<td>RR (receive not ready)</td>
<td></td>
<td></td>
<td>0 0 0 0 0 1 0 0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>RNR (receive not ready)</td>
<td></td>
<td></td>
<td>N(R)</td>
<td>P/F</td>
</tr>
<tr>
<td></td>
<td>REJ (reject)</td>
<td></td>
<td></td>
<td>0 0 0 0 1 0 0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>REJ (reject)</td>
<td></td>
<td></td>
<td>N(R)</td>
<td>P/F</td>
</tr>
<tr>
<td><strong>Unacknowledged and Multiple-Frame</strong></td>
<td>acknowledged</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Information Transfer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Unnumbered</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supervisory</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>SABME</td>
<td></td>
<td>0 1 1</td>
<td>P</td>
</tr>
<tr>
<td></td>
<td>(set async. balanced</td>
<td></td>
<td></td>
<td>1 1 1 1 1</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>Mode extd).</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>DM (disconnected</td>
<td></td>
<td>0 0 0</td>
<td>F</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1 1 1 1 1</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>UI (Unnumbered</td>
<td></td>
<td>0 0 0</td>
<td>P</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0 0 1 1 1</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DISC (disconnect)</td>
<td></td>
<td>0 1 0</td>
<td>P</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0 0 1 1 1</td>
<td>4</td>
</tr>
<tr>
<td>Connection Management</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>XID*</td>
<td></td>
<td></td>
<td>0 1 1</td>
<td>F</td>
</tr>
<tr>
<td></td>
<td>(Exch. Ident)</td>
<td></td>
<td></td>
<td>0 0 1 1 1</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>XID*</td>
<td></td>
<td></td>
<td>1 0 1</td>
<td>P/F</td>
</tr>
<tr>
<td></td>
<td>(Exch. Ident)</td>
<td></td>
<td></td>
<td>1 1 1 1 1</td>
<td>4</td>
</tr>
</tbody>
</table>

*Note:* Use of the XID frame other than for parameter negotiation procedures (see § 5.4) is for further study. The commands and responses in **Q.921/table 5** are defined in § 3.6.2 to § 3.6.12
Reaction of the ISAC-S

In the following various possible actions to be taken according to § 5.8.5 parts a) through c) are discussed separately.

a) There are different types of undefined frames:
   1) I-frame which is not command an ISTA: PCE-interrupt is generated
   2) S-frame with bits 8-5 in Octet 4 = 0 an ISTA: PCE-interrupt is generated
   3) A-frame with bits 4-1 in octet 4 equal to "1101" (selective reject) an ISTA: PCE is generated
   4) Frame with bits 2-1 in octet 4 equal to "11" but control field not contained in ISTA: RME interrupt; the control field can be read afterwards in RHCR (after having checked for invalid frame condition).
   5) SABME, UI, DISC, not a command, DM, UA, FRMR not a response ISTA: RME interrupt; the control field can be read afterwards in RHCR, the C/R-bit in the SAPR-register (after having checked for invalid frame condition).

b) If the length of the frame is too small 1.1.1b) applies and the frame is invalid. Therefore incorrect length can only mean:
   1) S-frame with more than 6 octets an ISTA:PCE-interrupt is generated; the contents of the additional octets is discarded.
   2) Undefined frames with 5 octets, bits 2-1 in octet 4 not being equal to "11" (e.g. modulo 8 S-frame) an ISTA:PCE-interrupt is generated
   3) SABME, BM, DISC, UA-frame with more than 5 octets after ISTA: RME and identifying the frame by RHCR the RSTA:RDA bit is 1 if the frames had more than 5 octets and 0 if they had exactly 5 octets.
   4) A FRMR with not exactly 10 octets After a RME and identifying FRMR by reading RHCR-register, the software has to read RBCH, RBCL. If OV = 1 or RBC11-RBC0 = 0 \ldots 101 then the FRMR did not have exactly 10 octets.

c) An invalid N(R) is one that does not meet the condition
   \[ V(A) < N(R) < V(S) \]
   This condition is automatically checked within the device and in the case of an invalid N(R) an ISTA:PCE-interrupt is generated. An S-field response is done by the ISAC-S in all prescribed cases of invalid N(R) automatically.
The processor should read RBCH, RBCL after each RPF, RME interrupt. If after an RPF or RME the byte count exceeds 528 then CMDR:RRES should be written (abort of frame). The frame was invalid in this case but it was not a frame rejection condition. If after a RME the byte count was between 260 and 528 inclusively and no other invalidity condition according to section 1 applies or a data overflow according to section 2 occurred then a frame rejection condition is detected.

Necessary Software Reactions

The software can find out all frame rejection conditions either by receiving PCE or by checking RSTA, SAPR, RHCR, RBCH, RBCL after a RME interrupt, and RBCH, RBCL after an RPF interrupt. In case of U-frames it has to be checked before, whether or not it is an invalid frame and has only to be discarded or, whether it was valid but leads to a frame rejection condition. (Only valid frames can lead to frame rejection conditions according to § 5.8.4 of Q.921).

In case of a frame rejection condition the software has to take the actions defined in § 5.7.2 and issue a MDL-ERROR-INDICATION.

The particular action in § 5.7.2 reads:

§ 5.7.2 Procedures

In all re-establishment situations, the data link layer entity shall follow the procedures defined in § 5.5.1. All locally generated conditions for re-establishment will cause the transmission of the SABME.

In case of data link layer and peer initiated re-establishments, the data link layer entity shall also

– Issue a MDL-ERROR-INDICATION primitive to the connection management entity: and
– If $V(S) > V(A)$ prior to re-establishment issue a DL-ESTABLISH-INDICATION primitive to layer 3 and discard all I queues.

In case of layer-3 initiated re-establishment, or if a DL-ESTABLISH-REQUEST primitive occurs pending re-establishment, the DL-ESTABLISH-CONFIRM primitive shall be used.

A frame rejection condition is not a peer initiated re-establishment.

§ 5.5.1 is pretty voluminous. Here just the necessary actions to be done with the ISAC-S shall be given, in case the re-establishment is successful at once:

– the software should set the ISAC-S into non-auto mode by writing the Mode register MODE: 6xH. Further actions that result from switching to non-auto mode should also be taken according.
– it should write FIFO : 76H, 6FH, CMDR : XTF to send a SABME-command with p = 1.
– upon having received a correct UA-frame it should
   – write CMDR : XRES, RRES to set $V(S) = V(A) = V(R) = 0$
   – write MODE: 3xH to re-enter auto mode for the multiple-frame established state.

If the re-establishment is not successful at once, in the non-auto-mode further software actions according to § 5.5.1 have to be taken.
Further Criteria Leading to a Re-Establishment

Q.921 § 5.7.1: Criteria for Re-Establishment

§ 5.7.1 Criteria for re-establishment

The criteria for re-establishing the multiple frame mode of operation are defined in this section by the following conditions:

a) The receipt while in the multiple frame mode of operation, of an SABME;
b) The receipt of a DL-ESTABLISH-REQUEST primitive from layer 3 (see § 5.5.1.1);
c) The occurrence of N200 re-transmission failures while in the timer recovery condition (see § 5.6.7);
d) The occurrence of a frame rejection condition as identified in § 5.8.5;
e) On the receipt, while in the multiple frame mode of operation of an FRMR response frame (see § 5.8.6);
f) The receipt, while in the multiple frame mode of operation, of an unsolicited DM response with the F bit set to O (see § 5.8.7);
g) The receipt while in the timer recovery condition, of a DM response with the F bit set to 1.

Reaction of the ISAC-S

a) after having checked for validity and non-occurrence of a frame rejection condition, the error free SABME can be identified after RME-Interrupt by reading the RHCR-register; the multiple frame est/timer recovery discrimination can be done by reading STAR2: TREC
b) –
c) A TIN-Interrupt occurs (of course MODE: TMD has to have been 1)
d) see section 3
e) see a)
f) see a)
g) see a).

Necessary Software Reactions

The same actions as in section 3 have to be taken. In addition, in case of a) the necessary discrimination for the software is possible by reading STAR2: WFA while still in auto-mode. If WFA = 1 then V(S) > V(A); if WFA = 0, then V(S) = V(A).
## Functional Description

### Further Possible Error Conditions

**Appendix II of Q.921: Further Possible Error Conditions**

**Table 10**  
**Q.921**  
**Management Entity Actions for MDL Error Indications**

<table>
<thead>
<tr>
<th>Error Type</th>
<th>Error Code</th>
<th>Error Condition</th>
<th>Affected States</th>
<th>Network Management Action</th>
<th>User Management Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>Receipt of unsolicited response</td>
<td>A</td>
<td>Supervisory (F = 1)</td>
<td>7</td>
<td>Error log</td>
<td>Dependent on implementation</td>
</tr>
<tr>
<td></td>
<td>B</td>
<td>DM(F = 1)</td>
<td>7, 8</td>
<td>Error log</td>
<td>Dependent on implementation</td>
</tr>
</tbody>
</table>
| | C | UA(F = 1) | 4, 7, 8 | TEI removal procedure or TEI check procedure; then, if TEI:  
- free, remove TEI  
- single, no action  
- multiple: TEI removal procedure | TEI identity verify procedure or remove TEI |
| | D | UA(F = 1) | 4, 5, 6, 7, 8 | TEI | TEI identity verify procedure or remove TEI |
| | E | Receipt of DM response (F = 0) | 7, 8 | Error log | Dependent on implementation |
| Peer initiated RE-establishment | F | SABME | 7, 8 | Error log | Dependent on implementation |
| Unsuccessful Re-transmission (N200 times) | G | SABME | 5 | TEI check procedure; then, if TEI:  
- free, remove TEI  
- single, no action  
- multiple: TEI removal procedure | TEI identity verify procedure or remove TEI |
| | H | DISC | 6 | TEI | TEI identity verify procedure or remove TEI |
| | I | Status Inquiry | 8 | Error log | Dependent on implementation |
Table 10  
Q.921  
Management Entity Actions for MDL Error Indications (cont’d)

<table>
<thead>
<tr>
<th>Error Type</th>
<th>Error Code</th>
<th>Error Condition</th>
<th>Affected States</th>
<th>Network Management Action</th>
<th>User Management Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>J</td>
<td>J</td>
<td>N(R) Error</td>
<td>7, 8</td>
<td>Error log</td>
<td>Dependent on implementation</td>
</tr>
<tr>
<td>K</td>
<td>K</td>
<td>Receipt of FRMR response</td>
<td>7, 8</td>
<td>Error log</td>
<td>Dependent on implementation</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>Receipt of non-implemented frame</td>
<td>4, 5, 6, 7, 8</td>
<td>Error log</td>
<td>Dependent on implementation</td>
</tr>
<tr>
<td>M (see Note 2)</td>
<td>M</td>
<td>Receipt of I-field not permitted</td>
<td>4, 5, 6, 7, 8</td>
<td>Error log</td>
<td>Dependent on implementation</td>
</tr>
<tr>
<td>N</td>
<td>N</td>
<td>Receipt of frame with wrong size</td>
<td>4, 5, 6, 7, 8</td>
<td>Error log</td>
<td>Dependent on implementation</td>
</tr>
<tr>
<td>O</td>
<td>O</td>
<td>N201 Error</td>
<td>4, 5, 6, 7, 8</td>
<td>Error log</td>
<td>Dependent on implementation</td>
</tr>
</tbody>
</table>

Note 1: For the description of the affected states see Annex B.
Note 2: According to Q.921 § 5.8.5 this error code will never be generated.

Reactions of the ISAC-S and Necessary Software Reactions

As the auto- mode is only to be used in states 7, 8 and as it has to be switched to non-auto mode where in states 1-6, we do not have to deal with error code G and H.

A) The ISAC-S does not react at all (our implementation). The software is not informed, as no action is mandatory according to Q.921.
B) see 4.2a)
C) "
D) "
E) "
F) "
I) see further Criteria Leading to a Reestablishment
J) see Frame Rejection Condition
K) see further Criteria Leading to a Reestablishment
L) see Frame Rejection Condition
M)
N) see Frame Rejection Condition
O) only internal software timer, no device action.

Conclusion:

For your error-processing with ISAC-S we suggest to implement the software design shown in the following figures 60 through 64 into your interrupt service routine.
Figure 61
Interrupt Service Routine after RME
Figure 62
Interrupt Service Routines after RPF (top), TIN or PCE (middle left), RSC (middle right), and XDU or RFO (bottom)

Note: In this case the software has to react instantaneously to the RPF (< 500 µs)

Please change your software: Dynamic reaction is too slow

Note: For the congestion procedure defined in 1 TRG of the Deutsche Bundespost refer to the Technical Manual
XPR & /TIN & /PCE

Has a frame been sent since last CMDR:XRES?

Y

A frame is currently transmitted?

Y

Continue writing the contents of the frame to XFIFO & issuing Xmit command

N

ACK1

The transmission of the I-frame was successful and has been acknowledged by the peer station

N

ACK2

Transmission of the last frame has finished

Xmit command

Y

ACK1 & ACK2

* Special Request Condition: Last frame written to the XFIFO was an answer to an identity request following a yet unacknowledged I-frame

Figure 63
Interrupt Service Routine after XPR
Figure 64
Interrupt Service Routine after XMR

- XMR & /TIN & /PCE
- SRC ?
- Re-transmit the frame sent last
- Re-transmit the I-frame sent last
Note: The regeneration of this signal does not affect the sequence integrity of the I queue.
**Figure 65c**

- **Multiple Frame Established**
- **RME**
  - **SABME**
  - **RCHR:**
    - **F = P**
    - **TX UA**
      - **XFIFO CMDR XTF**
        - **MDL-ERROR INDICATION (F)**
          - **V(S) = V(A)**
            - **STAR2:WFA = 0**
              - **NO**
                - **DISCARD I QUEUE**
                  - **DL ESTABLISH INDICATION**
                    - **STOP T200 STOP T203**
                      - **CMDR:RHR:XRES**
                        - **V(S) = 0**
                          - **V(A) = 0**
                          - **V(R) = 0**
                            - **7 MULTIPLE FRAME ESTABLISHED**
          - **YES**
            - **V(S) = V(A)**
              - **DISCARD I QUEUE**
                - **MDL-ERROR INDICATION (C,D)**
                  - **STOP T200 STOP T203**
                    - **MODE NAM 4 TEI ASSIGNED**
            - **CLEAR EXCEPTION CONDITIONS**
              - **MDL-ERROR INDICATION (F)**
                - **V(S) = V(A)**
                  - **STAR2:WFA = 0**
                    - **NO**
                      - **DISCARD I QUEUE**
                        - **MDL-ERROR INDICATION (C,D)**
                          - **STOP T200 STOP T203**
                            - **CMDR:RHR:XRES**
                              - **V(S) = 0**
                                - **V(A) = 0**
                                - **V(R) = 0**
                                  - **7 MULTIPLE FRAME ESTABLISHED**

Note: These signals are generated outside of this SDL representation, and may be generated by the connection management entity.
**Figure 65e**

- **Functional Description**
  - **Established Frame Multiple**: Receiver Busy
  - **Command**: NO
    - **F = 1**: NO
    - **P = 1**: YES
    - **Enquiry Response**: STAR2:SDET
  - **Command**: YES
    - **F = 1**: YES
    - **P = 1**: NO
    - **Mal Error Indication (A)**
  - **Clear Peer Receiver Busy**: REJ
    - **Command**: NO
      - **F = 1**: NO
      - **P = 1**: YES
      - **Enquiry Response**: STAR2:SDET
    - **Command**: YES
      - **F = 1**: YES
      - **P = 1**: NO
      - **Mal Error Indication (A)**

---

1. Figure 65f
2. Figure 65f

---

ITD02369
Figure 65g
Note 1: Processing of acknowledge pending is described on figure 65i.
Note 2: This SDL representation does not include the optional procedure in Appendix I.
Figure 65j
Figure 66a
Figure 66c
Note: These signals are generated outside of this SDL representation, and may be generated by the connection management entity.

Figure 66d
Figure 66e
Figure 66f
Figure 66g

Note 1: Processing of acknowledge pending is described on figure 66i.

Note 2: This SDL-representation does not include the optional procedure in Appendix I.

Figure 66h
**Figure 66h**

1. **W(A) ≤ N(R) ≤ V(S)**
   - **NO**
   - **YES**
     - **V(A) = N(R)**
     - **XPR / STAR2:WFA**
     - **8 TIMER RECOVERY**
     - **N(R) ERROR RECOVERY**
     - **PCE**
     - **MODE: NAM**
     - **5 AWAITING ESTABLISH.**

**Figure 66i**

1. **8 TIMER RECOVERY**
2. **ACKNOWLEDGE PENDING**
3. **ACKNOWLEDGE PENDING**
   - **NO**
   - **YES**
     - **CLEAR ACKNOWLEDGE PENDING**
     - **F = 0**
     - **TX RR**
     - **STAR2:SDRT**
     - **8 TIMER RECOVERY**
Note 1: The relevant states are as follows
4 TEI-assigned
5 Awaiting-establishement
6 Awaiting-release
7 Multiple-frame-established
8 Timer-recovery

Note 2: The data link layer returns to the state it was in prior to the events shown.

ITD02384
Note 1: The relevant states are as follows
7 Multiple-frame-established
8 Timer-recovery
Note 1: The relevant states are as follows:
4 TEI-assigned
5 Awaiting-establishment
6 Awaiting-release

Note 2: The data link layer returns to the state it was in prior to the events shown
Note: The generation of the correct number of signals in order to cause the required retransmission of I frames does not alter their sequence integrity.
3 Operational Description

The ISAC-S, designed for the connection of subscribers to an ISDN using a standard S/T interface, has the following applications, corresponding to the operating modes explained in chapter 2:

Terminal Equipment TE1, TA

→ TE mode

e.g. ISDN feature telephone,
     ISDN voice/data workstation
     Terminal Adapter for non-ISDN terminals (TE2)

Network termination NT2

→ LT-S mode

e.g. PABX, including the following functions:

     Line termination on S
     such as an IPBX S interface line card

     Line termination on T
     to connect an NT2 to an NT1 (digital trunk module)

     Intelligent Network Termination
     → NT mode

     e.g. NT1 with maintenance functions

The operating mode of the ISAC-S must be set via pin strapping (pins M1, M0), as described in section 2.2, before a hardware reset.
3.1 Microprocessor Interface Operation

The ISAC-S is programmed via an 8-bit parallel microcontroller interface. Easy and fast microprocessor access is provided by 8-bit address decoding on the chip. Depending on the chip package (P-DIP-40, P-LCC-44 or M-QFP-64) either one or three types of µP buses are provided:

**P-DIP-40 package:**

The ISAC-S microcontroller interface is of the **Siemens/Intel multiplexed** address/data bus type with control signals CS, WR, RD, ALE.

**P-LCC-44/P-MQFP-64 package:**

The ISAC-S microcontroller interface can be selected to be either of the

1. – **Motorola** type with control signals CS, R/W, DS
2. – **Siemens/Intel non-multiplexed** bus type with control signals CS, WR, RD
3. – or of the **Siemens/Intel multiplexed** address/data bus type with control signals CS, WR, RD, ALE.

The selection is performed via pin ALE as follows:

- ALE tied to $V_{DD}$ \Rightarrow (1)
- ALE tied to $V_{SS}$ \Rightarrow (2)
- Edge on ALE \Rightarrow (3).

The occurrence of an edge on ALE, either positive or negative, at any time during the operation immediately selects interface type (3). A return to one of the other interface types is possible only if a hardware reset is issued.

**Notes:**

1) If the multiplexed address/data bus type (3) is selected, the unused address pins A0-A5 are internally not evaluated and may thus be left open. It is however recommended to tie the unused input pins to a defined voltage level (e.g. $V_{SS}$ or $V_{DD}$).

2) If the non-multiplexed bus types (1) or (2) are selected, the serial interfaces SLD and SSI can no longer be used since pin 5 (SDAR)/A2 and pin 10 (SIP/EAW)/A5 now have the function of address pins. These µP bus types are therefore primarily intended to be used in IOM-2 modes (ADF2:IMS=1).

If however the PEB 2086 P-MQFP-64 package is used, the demultiplexed microprocessor interface is also available in IOM-1 mode.
The microprocessor interface signals are summarized in table 11.

Table 11
μP Interface of the ISAC-S

<table>
<thead>
<tr>
<th>Pin No. P-DIP-40</th>
<th>Pin No. P-LCC-44</th>
<th>Pin No. P-MQFP-64</th>
<th>Symbol</th>
<th>Input (I) Output (O)</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>37</td>
<td>41</td>
<td>37</td>
<td>AD0/D0</td>
<td>I/O</td>
<td>Multiplexed Bus Mode: Address/Data bus. Transfers addresses from the μP system to the ISAC-S and data between the μP system and the ISAC-S. Non-Multiplexed Bus Mode: Data bus. Transfers data between the μP system and the ISAC-S.</td>
</tr>
<tr>
<td>38</td>
<td>42</td>
<td>38</td>
<td>AD1/D1</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>39</td>
<td>43</td>
<td>39</td>
<td>AD2/D2</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>44</td>
<td>40</td>
<td>AD3/D3</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>41</td>
<td>AD4/D4</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>42</td>
<td>AD5/D5</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>43</td>
<td>AD6/D6</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>44</td>
<td>AD7/D7</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>37</td>
<td>27</td>
<td>CS</td>
<td>I</td>
<td>Chip Select. A 0 (&quot;low&quot;) on this line selects the ISAC-S for a read/write operation.</td>
</tr>
<tr>
<td>35</td>
<td>38</td>
<td>28</td>
<td>R/W</td>
<td>I</td>
<td>Read/Write. A 1 (&quot;high&quot;), identifies a valid μP access as a read operation. A 0, identifies a valid μP access as a write operation (Motorola bus mode). Write. This signal indicates a write operation (Siemens/Intel bus mode).</td>
</tr>
<tr>
<td>39</td>
<td>38</td>
<td>29</td>
<td>DS</td>
<td>I</td>
<td>Data Strobe. The rising edge marks the end of a valid read or write operation (Motorola bus mode). Read. This signal indicates a read operation (Siemens/Intel bus mode).</td>
</tr>
<tr>
<td>36</td>
<td>39</td>
<td>29</td>
<td>RD</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>23</td>
<td>8</td>
<td>INT</td>
<td>OD</td>
<td>Interrupt Request. The signal is activated when the ISAC-S requests an interrupt. It is an open drain output.</td>
</tr>
<tr>
<td>33</td>
<td>36</td>
<td>26</td>
<td>ALE</td>
<td>I</td>
<td>Address Latch Enable. A high on this line indicates an address on the external address bus (Multiplexed bus type only). ALE also selects the μP interface type (multiplexed or non-multiplexed).</td>
</tr>
<tr>
<td>40</td>
<td>30</td>
<td>A0</td>
<td>I</td>
<td></td>
<td>Address Bit 0 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>6</td>
<td>51</td>
<td>A1</td>
<td>I</td>
<td></td>
<td>Address Bit 1 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>5</td>
<td>50</td>
<td>A2</td>
<td>I</td>
<td></td>
<td>Address Bit 2 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>18</td>
<td>64</td>
<td>A3</td>
<td>I</td>
<td></td>
<td>Address Bit 3 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>17</td>
<td>63</td>
<td>A4</td>
<td>I</td>
<td></td>
<td>Address Bit 4 (Non-multiplexed bus type).</td>
</tr>
<tr>
<td>10</td>
<td>55</td>
<td>A5</td>
<td>I</td>
<td></td>
<td>Address Bit 5 (Non-multiplexed bus type).</td>
</tr>
</tbody>
</table>
3.2 Interrupt Structure and Logic

Since the ISAC-S provides only one interrupt request output (INT), the cause of an interrupt is determined by the microprocessor by reading the Interrupt Status Register ISTA. In this register, seven interrupt sources can be directly read. The LSB of ISTA points to eight non-critical interrupt sources which are indicated in the Extended Interrupt Register EXIR (figure 68).

Figure 68
ISAC®-S Interrupt Structure
A read of the ISTA register clears all bits except EXI and CISQ. CISQ is cleared by reading CIR0. A read of EXIR clears the EXI bit in ISTA as well as the EXIR register.

When all bits in ISTA are cleared, the interrupt line (INT) is deactivated.

Each interrupt source in ISTA register can be selectively masked by setting to "1" the corresponding bit in MASK. Masked interrupt status bits are not indicated when ISTA is read. Instead, they remain internally stored and pending, until the mask bit is reset to zero. Reading the ISTA while a mask bit is active has no effect on the pending interrupt.

In the event of an extended interrupt and of a C/I or S/Q channel change, EXI and CISQ are set even when the corresponding mask bits in MASK are active, but no interrupt (INT) is generated.

Except for CISQ and MOS all interrupt sources are directly determined by a read of ISTA and (possibly) EXIR.

CISQ Interrupt logic
- A CISQ interrupt may originate
- from a change in the received S/Q code (SQC)
- from a change in the received C/I channel 0 code (CIC0)
  or (in the case of IOM-2 terminal mode only)
- from a change in the received C/I channel 1 code (CIC1).

The three corresponding status bits SQC, CIC0 and CIC1 are read in the CIR0 register. SQC and CIC1 can be individually disabled by clearing the enable bit SQIE (SQXR register) or, respectively, CI1E (SQXR register). In this case the occurrence of a code change in SQRR/CIR1 will not be displayed by SQC/CIC1 until the corresponding enable bit has been set to one.

Bits SQC, CIC0 and CIC1 are cleared by a read of CIR0.

An interrupt status is indicated every time a valid new code is loaded in SQRR, CIR0 or CIR1. But in case of a code change, the new code is not loaded until the previous contents have been read. When this is done and a second code change has already occurred, a new interrupt is immediately generated and the new code replaces the previous one in the register. The code registers are buffered with a FIFO size of two. Thus, if several consecutive codes are detected, only the first and the last code is obtained at the first and second register read, respectively.
**MOS interrupt logic**

The MOS interrupt logic shown in **figure 68** is valid only in the case of IOM-2 interface mode. Further, only one MONITOR channel is handled in the case of IOM-2 non-terminal timing modes. In this case, MOR1 and MOX1 are unused.

The MONITOR Data Receive (MDR) and the MONITOR End of Reception (MER) interrupt status bits have two enable bits, MONITOR Receive interrupt Enable (MRE) and MR bit Control (MRC). The MONITOR channel Data Acknowledged (MDA) and MONITOR channel Data Abort (MAB) interrupt status bits have a common enable bit MONITOR Interrupt Enable (MXE).

MRE prevents the occurrence of the MDR status, including when the first byte of a packet is received. When MRE is active (1) but MRC is inactive, the MDR interrupt status is generated only for the first byte of a receive packet. When both MRE and MRC are active, MDR is generated and all received monitor bytes – marked by a 1-to-0 transition in MX bit – are stored. (Additionally, an active MRC enables the control of the MR handshake bit according to the MONITOR channel protocol.)

In IOM-1 mode the reception of a monitor byte is immediately indicated by the MOS interrupt status, and registers MOCR and MOSR are not used.

**Control of edge-triggered interrupt controllers**

The INT output is level active. It stays active until all interrupt sources have been serviced. If a new status bit is set while an interrupt is serviced, the INT line stays active. This may cause problems if the ISAC-S is connected to edge-triggered interrupt controllers (**figure 69**).

To avoid these problems, it is recommended to mask all interrupts at the end of the interrupt service program and to enable the interrupts again. This is done by writing FFH to the MASK register and to write back the old value of the MASK register (**figure 70**).
A status bit is set. This causes an interrupt.
2. The microprocessor starts its service routine and reads the status registers.
3. A new status bit is set before the first status bit has been read.
4. The first status bit is read.
5. The INT output stays active but the interrupt controller will not serve the interrupt (edge triggered).

Figure 69
INT Handling

1. to 4 see above
5. 'FF' is written to the MASK register. This masks all interrupts and returns the INT output to its inactive state.
6. The old value is written to the MASK register. This will activate the INT output if an interrupt source is still active.
7. The microprocessor starts a new interrupt service program.
8. The last status bit is read.
9. The INT output is inactive.

Figure 70
Service Program for Edge-Triggered Interrupt Controllers
The INT line is switched with the rising edge of DCL. If no pending interrupts are internally stored, a reading of ISTA respectively EXIR or CIR0 switches the INT line to high as indicated in figure 71.

3.3 Control of Layer 1

3.3.1 Activation/Deactivation of IOM® Interface

In LT-T and LT-S applications the IOM interface should be kept active, i.e. the clock DCL and the frame sync FSC1/2 (inputs) should always be supplied by the system.

In TE and NT applications the IOM interface can be switched off in the inactive state, reducing power consumption to a minimum. In this deactivated state the clock line is low and the data lines are high.

In TE mode the IOM interface can be kept active while the S interface is deactivated by setting the CFS bit to "0" (ADF1 register in IOM-1, SQXR register in IOM-2 mode). This is the case after a hardware reset. If the IOM interface should be switched off while the S interface is deactivated, the CFS bit should be set to "1". In this case the internal oscillator is disabled when no signal (info 0) is present on the S bus. If the TE wants to activate the line, it has first to activate the IOM interface either by using the "Software Power Up" function (SPCR:SPU bit) or by setting the CFS bit to "0" again.

For the TE case the deactivation procedure is shown in figure 72. After detecting the code DIU (Deactivate Indication Upstream, i.e. from TE to NT/LT-S) the layer 1 of the ISAC-S responds by transmitting DID (Deactivate Indication Downstream) during subsequent frames and stops the timing signals synchronously with the end of the last C/I (C/I0) channel bit of the fourth frame.
Figure 72
Deactivation of the IOM® Interface
The clock pulses will be enabled again when the IDP1 line is pulled low (bit SPU, SPCR register) i.e. the C/I command TIM = "0000" is received by layer 1, or when a non-zero level on the S-line interface is detected. The clocks are turned on after approximately 0.2 to 4 ms depending on the capacitances on XTAL 1/2.

DCL is activated such that its first rising edge occurs with the beginning of the bit following the C/I (C/I0) channel.

After the clocks have been enabled this is indicated by the PU code in the C/I channel and, consequently, by a CISQ interrupt. The IDP1 line may be released by resetting the Software Power Up bit SPCR:SPU=0, and the C/I code written in ClX0 is output on IDP1.

(a) IOM®–1

![Diagram](ITD02389)

Figure 73
Activation of the IOM® Interface (CFS=1, Register ADF1 (IOM®-1)/SQXR (IOM®-2))
(b) IOM®–2

Note: IDP0 is input and IDP1 is low during IOM -CH1 if SQXR®: IDC = 1
IDP0 is low and IDP1 is input during IOM -CH1 if SQXR®: IDC = 0
The ISAC-S supplies IOM timing signals as long as there is no DIU command in the C/I (C/I0) channel. If timing signals are no longer required and activation is not yet requested, this is indicated by programming DIU in the CIX0 register.

As an alternative to activation via IDP1 (DU), the IOM interface can be activated by setting the CFS bit to "0". The activation of FSC1 and DCL in this case is similar to figure 73. Note that the IOM interface can be deactivated through DIU (power-down state, figure 72) only if CFS is set to logical "1".

In NT mode the IOM interface is activated by the upstream unit turning on the clocking signals. Simultaneously the upstream unit must send the desired command in the C/I channel. In the case where activation is requested from a terminal, the layer 1 of ISAC-S in the NT first requests timing on the IOM interface by pulling IDP0 to a static low level which causes a CISQ interrupt. Power-up state is entered immediately after timing has been applied. The clock signals may be switched off after the code Deactivation Indication Downstream has been sent twice by the upstream unit.

### 3.3.2 Activation/Deactivation of S/T Interface

Assuming the ISAC-S has been initialized with the required features of the application, it is now ready to transmit and receive messages in the D channel (LAPD support).

But as a prerequisite, the layer 1 has to be activated.

The layer-1 functions are controlled by commands issued via the CIXR/CIX0 register. These commands, sent over the IOM C/I channel 0 to layer 1, trigger certain procedures, such as activation/deactivation, switching of test loops and transmission of special pulse patterns. These are governed by layer-1 state diagrams in accordance with CCITT I.430. Responses from layer 1 are obtained by reading the CIRR/CIR0 register after a CISQ interrupt (ISTA).

The state diagrams are shown in figures to . The activation/deactivation implemented by the ISAC-S in its different operating modes agrees with the requirements set forth in CCITT recommendations. State identifiers F1-F8 (TE/LT-T) and G1-4 (NT/LT-S) are in accordance with CCITT I.430. In the NT mode the four states have been expanded to implement a full handshake between the ends of the subscriber loop.

In the state diagrams a notation is employed which explicitly specifies the inputs and outputs on the S interface and in the C/I channel: see figure 74.
3.3.2.1 Layer-1 Command/Indication Codes and State Diagrams in TE/LT-T Modes

Table 12
Commands TE/LT-T

<table>
<thead>
<tr>
<th>Command (upstream)</th>
<th>Abbr.</th>
<th>Code</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing</td>
<td>TIM</td>
<td>0000</td>
<td>Activation of all output clocks is requested</td>
</tr>
<tr>
<td>Reset</td>
<td>RS</td>
<td>0001</td>
<td>(x)</td>
</tr>
<tr>
<td>Send continuous zeros</td>
<td>SCZ</td>
<td>0100</td>
<td>Transmission of pseudo-ternary pulses at 96 kHz frequency (x)</td>
</tr>
<tr>
<td>Send single zeros</td>
<td>SSZ</td>
<td>0010</td>
<td>Transmission of pseudo-ternary pulses at 2 kHz frequency (x)</td>
</tr>
<tr>
<td>Activate request, set priority 8</td>
<td>AR8</td>
<td>1000</td>
<td>Activation command, set D-channel priority to 8 (see note)</td>
</tr>
<tr>
<td>Activate request, set priority 10</td>
<td>AR10</td>
<td>1001</td>
<td>Activation command, set D-channel priority to 10 (see note)</td>
</tr>
<tr>
<td>Activate request loop</td>
<td>ARL</td>
<td>1010</td>
<td>Activation of test loop 3 (x)</td>
</tr>
<tr>
<td>Deactivate indication upstream</td>
<td>DIU</td>
<td>1111</td>
<td>IOM interface clocks can be disabled</td>
</tr>
</tbody>
</table>

(x) unconditional commands

**Important Note:** In IOM-2 mode (ADF2:IMS=1), when in the activated state (AI8/AI10 indication) the 2B+D channels are only transferred from the IOM-2 to the S/T interface if an "Activate Request" command is written to the CIX0 register.

**Figure 74**

Unconditional Transition

ITD02331
### Table 13
**Indications TE/LT-T**

<table>
<thead>
<tr>
<th>Indication (downstream)</th>
<th>Abbr.</th>
<th>Code</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power up</td>
<td>PU</td>
<td>0111</td>
<td>IOM clocking is provided</td>
</tr>
<tr>
<td>Deactivate request</td>
<td>DR</td>
<td>0000</td>
<td>Deactivation request by S interface</td>
</tr>
<tr>
<td>Slip detected</td>
<td>SD</td>
<td>0010</td>
<td>Wander is larger than 24 $\mu$s peak-to-peak (LT-T mode only)</td>
</tr>
<tr>
<td>Disconnected</td>
<td>DIS</td>
<td>0011</td>
<td>Pin CON connected to GND*</td>
</tr>
<tr>
<td>Error indication</td>
<td>EI</td>
<td>0110</td>
<td>Either: (pin RST = 1 and bit CFS = 0) or RS</td>
</tr>
<tr>
<td>Level detected</td>
<td>RSY</td>
<td>0100</td>
<td>Signal received, receiver not synchronous</td>
</tr>
<tr>
<td>Activate request downstream</td>
<td>ARD</td>
<td>1000</td>
<td>Info 2 received</td>
</tr>
<tr>
<td>Test indication</td>
<td>TI</td>
<td>1010</td>
<td>Test loop 3 activated or continuous zeros transmitted</td>
</tr>
<tr>
<td>Awake test indication</td>
<td>ATI</td>
<td>1011</td>
<td>Level detected during test loop</td>
</tr>
<tr>
<td>Activate indication with priority class 8</td>
<td>AI8</td>
<td>1100</td>
<td>Info 4 received, D-channel priority is 8 or 9</td>
</tr>
<tr>
<td>Activate indication with priority class 10</td>
<td>AI10</td>
<td>1101</td>
<td>Info 4 received, D-channel priority is 10 or 11</td>
</tr>
<tr>
<td>Deactivate indication downstream</td>
<td>DID</td>
<td>1111</td>
<td>Clocks will be disabled in TE, quiescent state</td>
</tr>
</tbody>
</table>

*) **Note:** The X0 pin of the PEB 2085 ISAC-S which was intended for the CON-input (Connected to the S-Bus) has been eliminated on the PEB 2086. As a result, the C/I response DIS (Disconnect) will not be generated on the PEB 2086.
F3 Power Down
This is the deactivated state of the physical protocol. The receive line awake unit is active except during an RST pulse. Clocks are disabled if ADF1/SQXR:CFS=1 (TE mode). The power consumption in this state is approximately 80 mW when the clock is running, and 8 mW otherwise.

F3 Power Up
This state is identical to "F3 power down", except for the C/I output message. The state is invoked by a C/I command TIM = "0000" (or IDP1 static low). After the subsequent activation of the clocks the PU message is outputted. This occurs 0.5 ms to 4 ms after application of TIM, depending on crystal capacitances. If, however, the ISAC-S is disconnected from the S interface (CON = 0), the C/I message DIS is outputted.

F3 Pending Deactivation
The ISAC-S reaches this state after receiving INFO0 (from states F5 to F8) for 16 ms (64 frames). This time constant is a "flywheel" to prevent accidental deactivation. From this state an activation is only possible from the line (transition "F3 pend. deact." to "F5 unsynchronized"). A power down state may be reached only after receiving DIU.

F4 Pending Activation
Activation has been requested from the terminal, INFO1 is transmitted, INFO0 is still received, "Power Up" is transmitted in the C/I channel. This state is stable: timer T3 (I.430) is to be implemented in software.

F5 Unsynchronized
At the reception of any signal from the NT, the ISAC-S ceases to transmit INFO1 and awaits identification of INFO2 or INFO4. This state is reached at most 50 µs after a signal different from INFO0 is present at the receiver of the ISAC-S.

F6 Synchronized
When the ISAC-S receives an activation signal (INFO2), it responds with INFO3 and waits for normal frames (INFO4). This state is reached at most 6 ms after an INFO2 arrives at the ISAC-S (when the oscillator was disabled in "F3 power down").

F7 Activated
This is the normal active state with the layer-1 protocol activated in both directions. Note that in IOM-2 mode the 2B+D channels can only be transmitted to the SIT interface if an "Activation Request" command is written to the CIX0 register. From state "F6 synchronized", state F7 is reached at most 0.5 ms after reception of INFO4. From state "F3 power down" with the oscillator disabled, state F7 is reached at most 6 ms after the ISAC-S is directly activated by INFO4.
F8 Lost Framing
This is the condition where the ISAC-S has lost frame synchronization and is awaiting re-synchronization by INFO2 or INFO4 or deactivation by INFO0.

Unconditional States

Loop 3 Closed
On Activate Request Loop command, INFO3 is sent by the line transmitter internally to the line receiver (INFO0 is transmitted to the line). The receiver is not yet synchronized.

Loop 3 Activated
The receiver is synchronized on INFO3 which is looped back internally from the transmitter. Data may be sent. The indication "TI" or "ATI" is output depending on whether or not a signal different from INFO0 is detected on the S interface.

Test Mode Continuous Pulses
Continuous alternating pulses are sent.

Test Mode Single Pulses
Single alternating pulses are sent (2-kHz repetition rate).

Reset State
A software reset (RS) forces the ISAC-S to an idle state where the analog components are disabled (transmission of INFO0) and the S line awake detector is inactive. Thus activation from the NT is not possible. Clocks are still supplied (TE mode) and the outputs are in a low impedance state.

The reset state should be left only with a "Deactivation Indication Upstream" (DIU) command before any other command is given.
Figure 75a
State Diagram of TE/LT-T Mode
Figure 75b
State Diagram of TE/LT-T Mode: Unconditional Transitions

1) : Only Internally
X : Forcing Commands
   can be : ARL, RES, TM, SSP
is : Single Pulses, 4 kHz
ic : Test Pulses, 96 kHz
### Layer-1 Command/Indication Codes and State Diagrams in LT-S Mode

#### Table 14
**Commands and Indications in LT-S Mode**

<table>
<thead>
<tr>
<th>Command (downstream)</th>
<th>Abbr.</th>
<th>Code</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Deactivate request</td>
<td>DR</td>
<td>0000</td>
<td>(x)</td>
</tr>
<tr>
<td>Send continuous zeros</td>
<td>SCZ</td>
<td>0001</td>
<td>Transmission of pseudo-ternary pulses at 96 kHz frequency (x)</td>
</tr>
<tr>
<td>Send single zeros</td>
<td>SSZ</td>
<td>0010</td>
<td>Transmission of pseudo-ternary pulses at 2 kHz frequency (x)</td>
</tr>
<tr>
<td>Activate request downstream</td>
<td>ARD</td>
<td>1000</td>
<td></td>
</tr>
<tr>
<td>Activate request loop</td>
<td>ARL</td>
<td>1010</td>
<td>Activation request for loop 2</td>
</tr>
<tr>
<td>Deactivate indication downstream</td>
<td>DID</td>
<td>1111</td>
<td>Deactivation acknowledgement, quiescent state</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Indication (upstream)</th>
<th>Abbr.</th>
<th>Code</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lost signal level</td>
<td>LSL</td>
<td>0001</td>
<td>No receive signal</td>
</tr>
<tr>
<td>Lost framing upstream</td>
<td>RSYU</td>
<td>0100</td>
<td>Receiver is not synchronous</td>
</tr>
<tr>
<td>Activate request upstream</td>
<td>ARU</td>
<td>1000</td>
<td>Info 1 received</td>
</tr>
<tr>
<td>Activate indication upstream</td>
<td>AIU</td>
<td>1100</td>
<td>Synchronous receiver</td>
</tr>
<tr>
<td>Deactivate indication upstream</td>
<td>DIU</td>
<td>1111</td>
<td>Timer (32 ms) expired or info 0 received (during 16 ms) after deactivation request</td>
</tr>
</tbody>
</table>

(x) unconditional commands
G1 Deactivated
The ISAC-S is not transmitting. No signal detected on the S interface, and no activation command is received in the C/I channel.

G2 Synchronized
As a result of an INFO1 detected on the S line or an ARD command, the ISAC-S begins transmitting INFO2 and waits for reception of INFO3. INFO2 is sent after the awake detector has detected pulses during 4 ms. The timer to supervise reception of INFO3 is to be implemented in the software.

G3 Activated
Normal state where INFO4 is transmitted to the S interface. This state is reached less than 2 ms after an INFO3 first arrives at the ISAC-S receiver. The ISAC-S remains in this state as long as neither a deactivation or a test mode is requested, nor a reset pulse is issued.

When receiver synchronism is lost, INFO2 is sent automatically. After reception of INFO3, the transmitter keeps on sending INFO4.

G4 Pending Deactivation
This state is triggered by a deactivation request DR. It is an unstable state: indication DIU (state "G4 unacknowledged") is issued by the ISAC-S when:
– either INFO0 is received during 16 ms,
– or an internal timer of 32 ms expires.

G4 Unacknowledged
Final state after a deactivation request. The ISAC-S remains in this state until a response to DIU (in other words DID) is issued, without which a new activation is impossible.

Test Mode Continuous Pulses
Continuous alternating pulses are sent.

Test Mode Single Pulses
Single alternating pulses are sent (2-kHz repetition rate).
TIU: Transparent Indication Upstream
  can be: AIU, RSYU, LSL
is : Single Pulses, 4 kHz
ic : Continuous Pulses, 96 kHz

Figure 76
State Diagram of LT-S Mode
3.3.2.3 Layer-1 Command/Indication Codes and State Diagrams in NT Mode

Table 15
Commands and Indications NT

<table>
<thead>
<tr>
<th>Command (downstream)</th>
<th>Abbr.</th>
<th>Code</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Deactivate request</td>
<td>DR</td>
<td>0000</td>
<td>(x)</td>
</tr>
<tr>
<td>Resynchronization downstream</td>
<td>RSYD</td>
<td>0100</td>
<td>Transmission of pseudo-ternary pulses at 96 kHz frequency after loss of synchronism of the U interface</td>
</tr>
<tr>
<td>Activate request downstream</td>
<td>ARD</td>
<td>1000</td>
<td>Transmission of info 2</td>
</tr>
<tr>
<td>Activate request loop</td>
<td>ARL</td>
<td>1010</td>
<td>Transmission of info 2, switching of test loop 2</td>
</tr>
<tr>
<td>Deactivate indication downstream</td>
<td>DID</td>
<td>1111</td>
<td>Deactivation acknowledgement, quiescent state</td>
</tr>
<tr>
<td>Activate indication downstream</td>
<td>AID</td>
<td>1100</td>
<td>Transmission of info 4</td>
</tr>
<tr>
<td>Activate indication loop</td>
<td>AIL</td>
<td>1110</td>
<td>Transmission of info 4, switching of test loop 2</td>
</tr>
<tr>
<td>Send single zeros</td>
<td>SSZ</td>
<td>0010</td>
<td>Transmission of pseudo-ternary pulses at 2-kHz frequency (x)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Indication (upstream)</th>
<th>Abbr.</th>
<th>Code</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing</td>
<td>TIM</td>
<td>0000</td>
<td>Clocks are required</td>
</tr>
<tr>
<td>Lost signal level</td>
<td>LSL</td>
<td>0001</td>
<td>No receive level</td>
</tr>
<tr>
<td>Lost framing upstream</td>
<td>RSYU</td>
<td>0100</td>
<td>Receiver is not synchronous</td>
</tr>
<tr>
<td>Error indication</td>
<td>EI</td>
<td>0110</td>
<td>RST and SCZ both active</td>
</tr>
<tr>
<td>Activate request upstream</td>
<td>ARU</td>
<td>1000</td>
<td>Info 1 received</td>
</tr>
<tr>
<td>Activate indication upstream</td>
<td>AIU</td>
<td>1100</td>
<td>Synchronous receiver</td>
</tr>
<tr>
<td>Deactivate indication upstream</td>
<td>DIU</td>
<td>1111</td>
<td>Timer (32 ms) expired or info 0 received (during 16 ms) after deactivation request</td>
</tr>
</tbody>
</table>

(x) unconditional commands
G1 Deactivated
The ISAC-S is not transmitting. No signal is detected on the S/T interface, and no activation command is received in the C/I channel. EI is output as a response to RST, DIU is output in the normal deactivated state, and TIM is output as a first step when an activation is requested from the S/T interface.

G1 INFO1 Detected
An INFO1 is detected on the S/T interface, translated to an "Activation Request Upstream" indication in the C/I channel. The ISAC-S is waiting for an ARD command, which normally indicates that the transmission line upstream (usually a two-wire interface) is synchronized.

G2 Pending Activation
As a result of the ARD command, an INFO2 is sent on the S/T interface. INFO3 is not yet received.

G2 Synchronized
INFO3 was received, INFO2 continues to be transmitted while the ISAC-S waits for a "switch-through" command AID from the device upstream.

G3 Activated
INFO4 is sent on the S/T interface as a result of the "switch through" command AID: the B and D channels are transparent. In case of loss of synchronism of the NT receiver, INFO2 is sent.

Lost Framing U
On receiving an RSYD command which usually indicates that synchronization has been lost on the two-wire interface, the ISAC-S transmits continuous alternating pulses.

G4 Pending deactivation
This state is triggered by a deactivation request DR, and is an unstable state. Indication DIU (state "G4 unacknowledged") is issued by the ISAC-S when:
- either INFO0 is received during 16 ms
- or an internal timer of 32 ms expires.

G4 Unacknowledged
Final state after a deactivation request. The ISAC-S remains in this state until an "acknowledgement" to DIU (DID) is issued, without which a new activation is impossible.

Test Mode Continuous Pulses
Continuous alternating pulses are sent.

Test Mode Single Pulses
Single alternating pulses are sent (2-kHz repetition rate).
Figure 77
State Diagram of NT Mode

- **TIU**: Transparent Indication
  - can be: AIU, RSYU, LSL
- **is**: Single Pulses, 4 kHz
- **ic**: Continuous Pulses, 96 kHz

**SCZ**
- Test Mode Continuous Pulses
  - ic
- DID

**SSZ**
- Test Mode Single Pulses
  - is

**DR**
- G4 Pend. Deact.
  - i0
- (i0 during 16 ms) or (32 ms timeout)

**DIU**
- G4 Unackn.
  - i0
- DID

**DIU**
- TIM, EI
- DID

**G1 Deactivated**
- i0
- i1
- ARD

**G1 i1 Detected**
- i0
- i1
- ARD

**G2 Pend. Act.**
- i2
- i3

**G2 Synchronized**
- i2
- Any Info

**Lost Framing U**
- ic
- Any Info

**ITD02335**
- RST
- DIU
- *DIU*
- Info
  - Any
  - AIU
  - RSYD

- **DIU**
  - G2 Synchronized
    - i2
    - Any Info

- **AIU**
  - ARD
  - RSYD
  - AID

- **ARD**
  - G3 Activated
    - i2/i4
    - Any Info

- **DIU**
  - G3 Activated
    - i2/i4
    - Any Info

- **AIU**
  - AID
  - RSYD
  - AID
3.3.3 Example of Activation/Deactivation

An example of an activation/deactivation of the S interface, with the time relationships mentioned in the previous chapters, is shown in figure 78, in the case of an ISAC®-S in TE and LT-S modes.
3.4 Control of Layer-2 Data Transfer

The control of the data transfer phase is mainly done by commands from the μP to ISAC-S via the Command Register (CMDR).

Table 16 gives a summary of possible interrupts from the HDLC controller and the appropriate reaction to these interrupts.

Table 17 lists the most important commands which are issued by a microprocessor by setting one or several bits in CMDR.

The powerful FIFO logic, which consists of a 2 × 32 byte receive and 2 × 32 byte transmit FIFO, as well as an intelligent FIFO controller, builds a flexible interface to the upper protocol layers implemented in the microcontroller.

The extent of LAPD protocol support is dependent on the selected message transfer mode, see section 2.4.2.

Table 16
Interrupts from ISAC®-S HDLC Controller

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Register (addr. hex)</th>
<th>Meaning</th>
<th>Reaction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Layer-2 Receive</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RPF</td>
<td>ISTA (20)</td>
<td>Receive Pool Full. Request to read received bytes of an uncompleted HDLC frame from RFIFO</td>
<td>Read 32 bytes from RFIFO and acknowledge with RMC.</td>
</tr>
<tr>
<td>RME</td>
<td>ISTA (20)</td>
<td>Receive Message End. Request to read received bytes of a complete HDLC frame (or the last part of a frame) from RFIFO.</td>
<td>Read RFIFO (number of bytes given by RBCL4-0) and status information and acknowledge with RMC.</td>
</tr>
<tr>
<td>RFO</td>
<td>EXIR (24)</td>
<td>Receive Frame Overflow. A complete frame has been lost because storage space in RFIFO was not available.</td>
<td>Error report for statistical purposes. Possible cause: deficiency in software.</td>
</tr>
<tr>
<td>PCE</td>
<td>EXIR (24)</td>
<td>Protocol Error. S or I-frame with incorrect N(R) or S frame with I-field received (in auto mode only) or an I-frame which is not a command or S-frame with an undefined control field.</td>
<td>Link re-establishment. Indication to layer 3.</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Register (addr. hex)</td>
<td>Meaning</td>
<td>Reaction</td>
</tr>
<tr>
<td>----------</td>
<td>----------------------</td>
<td>---------</td>
<td>----------</td>
</tr>
<tr>
<td>XPR</td>
<td>ISTA (20)</td>
<td>Transmit Pool Ready. Further octets of an HDLC frame can be written to XFIFO. If XIFC was issued (auto mode), indicates that the message was successfully acknowledged with S frame.</td>
<td>Write data bytes in the XFIFO if the frame currently being transmitted is not finished or a new frame is to be transmitted, and issue an XIF, XIFC, XTF or XTFC command. In auto mode applications read the information in chapter 2.5.5.2.</td>
</tr>
<tr>
<td>XMR</td>
<td>EXIR (24)</td>
<td>Transmit Message Repeat. Frame must be repeated because of a transmission error (all HDLC message transfer modes) or a received negative acknowledgement (auto mode only) from peer station.</td>
<td>Transmission of the frame must be repeated. No indication to layer 3.</td>
</tr>
<tr>
<td>XDU</td>
<td>EXIR (24)</td>
<td>Transmit Data Underrun. Frame has been aborted because the XFIFO holds no further data and XME (XIFC or XTFC) was not issued.</td>
<td>Transmission of the frame must be repeated. Possible cause: excessive software reaction times.</td>
</tr>
<tr>
<td>RSC</td>
<td>ISTA (20)</td>
<td>Receive Status Change. A status change from peer station has been received (RR or RNR frame), auto mode only.</td>
<td>Stop sending new I-frames.</td>
</tr>
<tr>
<td>TIN</td>
<td>ISTA (20)</td>
<td>Timer Interrupt. External timer expired or, in auto mode, internal timer (T200) and repeat counter (N200) both expired.</td>
<td>Link re-establishment. Indication to layer 3. (auto mode)</td>
</tr>
<tr>
<td>Command Mnemonic</td>
<td>HEX</td>
<td>Bit 7…0</td>
<td>Meaning</td>
</tr>
<tr>
<td>------------------</td>
<td>-----</td>
<td>---------</td>
<td>---------</td>
</tr>
<tr>
<td>RMC</td>
<td>80</td>
<td>1000</td>
<td>0000</td>
</tr>
<tr>
<td>RRES</td>
<td>40</td>
<td>0100</td>
<td>0000</td>
</tr>
<tr>
<td>RNR</td>
<td>20</td>
<td>0010</td>
<td>0000</td>
</tr>
<tr>
<td>STI</td>
<td>10</td>
<td>0001</td>
<td>0000</td>
</tr>
<tr>
<td>XTFC (XTF+XME)</td>
<td>0A</td>
<td>0000</td>
<td>1010</td>
</tr>
<tr>
<td>XIFC (XIF+XME)</td>
<td>06</td>
<td>0000</td>
<td>0110</td>
</tr>
<tr>
<td>XTF</td>
<td>08</td>
<td>0000</td>
<td>1000</td>
</tr>
<tr>
<td>XIF</td>
<td>04</td>
<td>0000</td>
<td>0100</td>
</tr>
<tr>
<td>XRES</td>
<td>01</td>
<td>0000</td>
<td>0001</td>
</tr>
</tbody>
</table>
3.4.1 HDLC Frame Reception

Assuming a normally running communication link (layer-1 activated, layer-2 link established, TEI assigned), figure 79 illustrates the transfer of an I-frame via the D channel. The transmitter is shown on the left and the receiver on the right, with the interaction between the microcontroller system and the ISAC-S in terms of interrupt and command stimuli.

When the frame (excluding the CRC field) is not longer than 32 bytes, the whole frame is transferred in one block. The reception of the frame is reported via the Receive Message End (RME) interrupt. The number of bytes stored in RFIFO can be read out from RBCL. The Receive Status Register (RSTA) includes information about the frame, such as frame aborted yes/no or CRC valid yes/no and, if complete or partial address recognition is selected, the identification of the frame address.

Depending on the HDLC message transfer mode, the address and control field of the frame can be read from auxiliary registers (SAPR and RHCR), as shown in figure 80.

Figure 79
Transmission of an I-Frame in the D Channel (Subscriber to Exchange)
Figure 80
Receive Data Flow

Note 1 Only if a 2-byte address field is defined (MDS0 = 1 in MODE register).

Note 2 Comparison with Group TEI (FFH) is only made if a 2-byte address field is defined (MDS0 = 1 in MODE register).

Note 3 In the case of an extended, modulo 128 control field format (MCS = 1 in SAP2 register) the control field is stored in RHCR in compressed form (I frames).

Note 4 In the case of an extended control field, only the first byte is stored in RHCR, the second in RFIFO.

A frame longer than 32 bytes is transferred to the microcontroller in blocks of 32 bytes plus one remainder block of length 1 to 32 bytes. The reception of a 32-byte block is reported by a Receive Pool Full (RPF) interrupt and the data in RFIFO remains valid until this interrupt is acknowledged (RMC). This process is repeated until the reception of the remainder block is completed, as reported by RME (Figure 79). When the total frame length exceeds 4095 bytes, bit OV (RBCH) is set but the counter is not blocked. If the second RFIFO pool has been filled or an end-of-frame is received while a previous RPF or RME interrupt is not yet acknowledged
by RMC, the corresponding interrupt will be generated only when RMC has been issued. When RME has been indicated, bits 0-4 of the RBCL register represent the number of bytes stored in the RFIFO. Bits 7-5 of RBCL and bits 0 to 3 of RBCH indicate the total number of 32-byte blocks where stored until the reception of the remainder block.

The contents of RBCL, RBCH and RSTA registers are valid only after the occurrence of the RME interrupt, and remain valid until the microprocessor issues an acknowledgement (RMC). The contents of RHCR and/or SAPR, also remain valid until acknowledgement.

If a frame could not be stored due to a full RFIFO, the microcontroller is informed of this via the Receive Frame Overflow interrupt (RFO)

### 3.4.2 HDLC Frame Transmission

After the XFIFO status has been checked by polling the Transmit FIFO Write Enable (XFW) bit or after a Transmit Pool Ready (XPR) interrupt, up to 32 bytes may be entered in XFIFO. Transmission of an HDLC frame is started when a transmit command (see table 17) is issued. The opening flag is generated automatically. In the case of an auto mode transmission (XIF or XIFC), the control field is also generated by the ISAC-S, and the contents of register XAD1 (and, for LAPD, XAD2) are transmitted as the address, as shown in figure 81.

![Figure 81](Transmit Data Flow)

#### Description of Symbols:

- Generated automatically by ISAC®-S
- Written initially by CPU (Info Register)
- Loaded (repeatedly) by CPU upon ISAC®-S request (XPR Interrupt)
The HDLC controller will request another data block by an XPR interrupt if there are no more than 32 bytes in XFIFO and the frame close command bit (Transmit Message End XME) has not been set. To this the microcontroller responds by writing another pool of data and re-issuing a transmit command for that pool. When XME is set, all remaining bytes in XFIFO are transmitted, the CRC field and the closing flag of the HDLC frame are appended and the controller generates a new XPR interrupt.

The microcontroller does not necessarily have to transfer a frame in blocks of 32 bytes. As a matter of fact, the sub-blocks issued by the microcontroller and separated by a transmit command, can be between 0 and 32 bytes long.

If the XFIFO runs out of data and the XME command bit has not been set, the frame will be terminated with an abort sequence (seven 1’s) followed by inter-frame time fill, and the microcontroller will be advised by a Transmit Data Underrun (XDU) interrupt. An HDLC frame may also be aborted by setting the Transmitter Reset (XRES) command bit.

### 3.5 Reset

After a hardware reset (pin RST), layer 1 will have reached the following state:

- G1 **deactivated** in LT-S/NT mode
- F3 **standby** in TE/LT-mode

according to CCITT I.430.

F3 standby state means that the internal oscillator, the DCL clock and FSC1/2 are active.

During the reset pulse pins SDAX/SDS1 and SCA/FSD/SDS2 are "low". The S/T interface awake detector is active after reset. The F3 power down state, where the internal oscillator itself is disabled, can be reached by setting the CFS bit (ADF1/SQXR register) to logical "1".

A subset of ISAC-S registers with defined reset values is listed in Table 18.

#### Table 18

**State of ISAC®-S Registers after Hardware Reset**

<table>
<thead>
<tr>
<th>Register (address (hex))</th>
<th>Value after Reset (hex)</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISTA (20)</td>
<td>00</td>
<td>no interrupts</td>
</tr>
<tr>
<td>MASK (20)</td>
<td>00</td>
<td>all interrupts enabled</td>
</tr>
<tr>
<td>EXIR (24)</td>
<td>00</td>
<td>no interrupts</td>
</tr>
</tbody>
</table>
| STAR (21)                | 48 (4A)                 | – XFIFO is ready to be written to 
<p>|                          |                         | – RFIFO is ready to receive at least 16 octets of a new message |
| CMDR (21)                | 00                      | no command |</p>
<table>
<thead>
<tr>
<th>Register (address (hex))</th>
<th>Value after Reset (hex)</th>
<th>Meaning</th>
</tr>
</thead>
</table>
| MODE (22)               | 00                     | – auto mode     
– 1-octet address field     
– external timer mode     
– receiver inactive     
– IOM-1 interface, monitor channel used for TIC bus access only                         |
| RBCL (25)               | 00                     | – no frame bytes received                                                                                                               |
| RBCH (2A)               | XXX0000002             |                                                                                                                                          |
| SPCR (30)               | 00                     | – IDP1 pin = "High"     
– SIP pin "High impedance"     
– Timing mode 0     
– IOM interface test loop deactivated     
– SLD B channel loop selected     
– SDAX/SDS1, SCA/FSD/SDS2 pins = "Low"                                                |
| CIR0 (31)               | 7C                     | – no change in S/Q channel     
– another device occupies the D and C/I channels     
– received C/I code = "1111"     
– no C/I code change                                     |
| CIX0 (31)               | 3C                     | – TIC bus is not requested for transmitting a C/I code     
– transmitted C/I code = "1111"                                                                 |
| STCR (37)               | 00                     | – terminal specific functions disabled     
– TIC bus address = "0000"     
– no synchronous transfer                                                   |
| ADF1 (38)               | 00                     | – no test mode     
– active clock signals (standby) in TE mode     
– no prefilter     
– polarity of FSC1/2: high during the first half of the frame (in TE mode only)     
– inter-frame time fill = continuous "1"                                                     |
| ADF2 (39)               | 00                     | – IOM-1 interface mode selected     
– SDS1/2 low                                                                   |
| SQXR (3B)               | 0F/00                  | – adaptive timing (point-to-point S interface in NT/LT-S mode)     
– S, Q interrupt not enabled                                                                 |

Operational Description
### 3.6 Initialization

During initialization a subset of registers have to be programmed to set the configuration parameters according to the application and desired features. They are listed in **Table 19**.

#### Table 19

<table>
<thead>
<tr>
<th>Register (address)</th>
<th>Bit</th>
<th>Effect</th>
<th>Application</th>
<th>Restricted to</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADF2 ((39_{H}))</td>
<td>IMS</td>
<td>Program IOM-1 or IOM-2 interface mode</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>D2C2-0</td>
<td>Polarity of SDS2</td>
<td></td>
<td>IOM-2</td>
</tr>
<tr>
<td></td>
<td>D1C2-0</td>
<td>Polarity of SDS1</td>
<td></td>
<td>IOM-2</td>
</tr>
<tr>
<td></td>
<td>ODS</td>
<td>IOM output driver tri-state/open drain</td>
<td></td>
<td>IOM-2</td>
</tr>
<tr>
<td>SPCR ((30_{H}))</td>
<td>SPU</td>
<td>Set the ISAC-S in standby by requesting clocks (if CFS = 1, register ADF1/SQXR)</td>
<td>TE</td>
<td>IOM-1</td>
</tr>
<tr>
<td></td>
<td>SAC</td>
<td>SLD port inactive/active</td>
<td></td>
<td>IOM-1</td>
</tr>
</tbody>
</table>
|                    | SPM | 0 Timing mode 0  
1 Timing mode 1 | TE/NT  
LT-S/LT-T only | IOM-1 |
|                    | TLP | IOM interface test loop |  | IOM-2 |
|                    | C2C1-0 | B-channel switching or B/IC channel connect |  | IOM-1 |
|                    | C1C1-0 |  |  | IOM-2 |
| SQXR \((3B_{H})\)  | IDC | IOM Data Port IDP0, 1 direction control (must be set to "0" for normal operation) |  | IOM-2 |
|                    | CFS | 0 Permanent standby  
1 Power-down state enabled | TE | IOM-2 |
|                    |     | 0 S interface point-to-point  
1 S-bus configuration | LT-S/NT |  |
<table>
<thead>
<tr>
<th>Register (address)</th>
<th>Bit</th>
<th>Effect</th>
<th>Application</th>
<th>Restricted to</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADF1 (38H)</td>
<td>TEM</td>
<td>Test Mode</td>
<td>Tests with layer 1 disabled TE</td>
<td>IOM-1</td>
</tr>
<tr>
<td></td>
<td>CFS</td>
<td>0 Permanent standby 1 Power down state enabled</td>
<td>LT-S/NT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PFS</td>
<td>Prefilter enable</td>
<td>TE/LT-T</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CSEL2-0</td>
<td>IOM channel select (time slot)</td>
<td>non-TE</td>
<td></td>
</tr>
<tr>
<td></td>
<td>IOF</td>
<td>IOM OFF/ON Polarity of FSC1/2</td>
<td>TE</td>
<td></td>
</tr>
<tr>
<td>CIX0 (31H)</td>
<td>RSS</td>
<td>Hardware reset generated by either subscriber/exchange awake or watchdog timer</td>
<td>TE specific functions (TSF = 1)</td>
<td></td>
</tr>
<tr>
<td>STCR (37H)</td>
<td>TSF</td>
<td>Terminal specific function enable/SLD interface enable</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TBA2-0</td>
<td>TIC bus address</td>
<td>Bus configuration for D + C/I (TIC)</td>
<td></td>
</tr>
<tr>
<td>MODE (22H)</td>
<td>MDS2-0</td>
<td>HDLC message transfer mode 2 bytes/1 byte address</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>TMD</td>
<td>Timer mode external/internal</td>
<td>Auto mode only</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DIM2-0</td>
<td>Point-to-point/TIC bus configuration on IOM interface, for D + C/I channel arbitration Point-to-point/bus configuration on S/T interface, for D-channel access.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Operational Description

Register (address) | Bit | Effect | Application | Restricted to |
---|---|---|---|---|
TIMR (23H) | CNT VALUE | N1 and T1 in internal timer mode (TMD = 1) T2 in external timer mode |  |  |
XAD1 (24H) |  | SAPI, TEI Transmit frame address | Auto mode only |  |
XAD2 (25H) |  |  |  |  |
SAP1/2 (26H/27H) |  | Receive SAPI, TEI address values for internal address recognition |  |  |
TEI1/2 (28H/29H) |  |  |  |  |

**Note:** After a hardware reset the pins SDAX/SDS1 and SCA/FSD/SDS2 are both "low" and have the functions of SDS1 and SDS2 in terminal timing mode (since SPM=0), respectively, until the SPCR is written to for the first time. From that moment on, the function taken on by these pins depends on the state of the IOM Mode Select bit IMS (ADF2 register).
4 Detailed Register Description

The parameterization of the ISAC-S and the transfer of data and control information between the µP and ISAC-S is performed through two register sets.

The register set in the address range 00-2B\(_H\) pertains to the HDLC transceiver and LAPD controller. It includes the two FIFOs having an identical address range from 00-1F\(_H\).

The register set ranging from 30-3B\(_H\) pertains to the control of layer-1 functions and of the IOM interface. Since the meaning of most register bits depends on the selected IOM mode (IOM-1 or IOM-2), the description of this register set is divided into two sections:

- 4.2 Special Purpose Registers: IOM-1 Mode
- 4.3 Special Purpose Registers: IOM-2 Mode

The address map and a register summary are shown in the following tables:

**Table 20**
**ISAC\(^®\)-S Address Map 00-2B\(_H\)**

<table>
<thead>
<tr>
<th>Address (hex)</th>
<th>Read</th>
<th>Write</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>00</td>
<td>RFIFO</td>
<td>Receive FIFO</td>
</tr>
<tr>
<td>.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>ISTA</td>
<td>Interrupt Status Register</td>
</tr>
<tr>
<td>21</td>
<td>STAR</td>
<td>Status Register</td>
</tr>
<tr>
<td>22</td>
<td>MODE</td>
<td>Mode Register</td>
</tr>
<tr>
<td>23</td>
<td>TIMR</td>
<td>Timer Register</td>
</tr>
<tr>
<td>24</td>
<td>EXIR</td>
<td>Extended Interrupt Register</td>
</tr>
<tr>
<td>25</td>
<td>RBCL</td>
<td>Receive Frame Byte Count Low</td>
</tr>
<tr>
<td>26</td>
<td>SAPR</td>
<td>Received SAPI</td>
</tr>
<tr>
<td>27</td>
<td>RSTA</td>
<td>Receive Status Register</td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>RHCR</td>
<td>Receive HDLC Control</td>
</tr>
<tr>
<td>2A</td>
<td>RBCH</td>
<td>Receive Frame Byte Count High</td>
</tr>
<tr>
<td>2B</td>
<td>STAR2</td>
<td>Status Register 2</td>
</tr>
<tr>
<td>Address (hex)</td>
<td>Read</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>------</td>
<td>-------------</td>
</tr>
<tr>
<td>30</td>
<td>SPCR</td>
<td>Serial Port Control Register</td>
</tr>
<tr>
<td>31</td>
<td>CIRR/ CIR0</td>
<td>Command/Indication Receive (0)</td>
</tr>
<tr>
<td>32</td>
<td>MOR/ MOR0</td>
<td>MONITOR Receive (0)</td>
</tr>
<tr>
<td>33</td>
<td>SSCR/ CIR1</td>
<td>SIP Signaling Code Receive/ Command/Indication Receive 1</td>
</tr>
<tr>
<td>34</td>
<td>SFCR/ MOR1</td>
<td>SIP Feature Control Read/ MONITOR Receive 1</td>
</tr>
<tr>
<td>35</td>
<td>C1R</td>
<td>Channel Register 1</td>
</tr>
<tr>
<td>36</td>
<td>C2R</td>
<td>Channel Register 2</td>
</tr>
<tr>
<td>37</td>
<td>B1CR</td>
<td>B1 Channel Register</td>
</tr>
<tr>
<td>38</td>
<td>B2CR</td>
<td>B2 Channel Register</td>
</tr>
<tr>
<td>39</td>
<td>ADF2</td>
<td>Additional Feature Register 2</td>
</tr>
<tr>
<td>3A</td>
<td>MOSR</td>
<td>MONITOR Status Register</td>
</tr>
<tr>
<td>3B</td>
<td>SQRR</td>
<td>S, Q Channel Receive Register</td>
</tr>
</tbody>
</table>
### Table 22
**Register Summary: HDLC Operation and Status Registers**

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>20H</td>
<td>RME RPF RSC XPR TIN CISQ SIN EXI</td>
</tr>
<tr>
<td>20H</td>
<td>RME RPF RSC XPR TIN CISQ SIN EXI</td>
</tr>
<tr>
<td>21H</td>
<td>XDOV XFW XRNR RRNR MBR MAC1 BVS MAC0</td>
</tr>
<tr>
<td>21H</td>
<td>RMC RRES RNR STI XTF XIF XME XRES</td>
</tr>
<tr>
<td>22H</td>
<td>MDS2 MDS1 MDS0 TMD RAC DIM2 DIM1 DIM0</td>
</tr>
<tr>
<td>23H</td>
<td>20 H</td>
</tr>
<tr>
<td>24H</td>
<td>XMR XDU PCE RFO SOV MOS SAW WOV</td>
</tr>
<tr>
<td>24H</td>
<td>20 H</td>
</tr>
<tr>
<td>25H</td>
<td>RBC7 RBC6 RBC5 RBC4 RBC3 RBC2 RBC1 RBC0</td>
</tr>
<tr>
<td>25H</td>
<td>20 H</td>
</tr>
<tr>
<td>26H</td>
<td>20 H</td>
</tr>
<tr>
<td>26H</td>
<td>SAXI1 CRI 0</td>
</tr>
<tr>
<td>26H</td>
<td>20 H</td>
</tr>
<tr>
<td>27H</td>
<td>20 H</td>
</tr>
<tr>
<td>27H</td>
<td>RDA RDO CRC RAB SA1 SA0 C/R TA</td>
</tr>
<tr>
<td>27H</td>
<td>20 H</td>
</tr>
<tr>
<td>28H</td>
<td>20 H</td>
</tr>
<tr>
<td>28H</td>
<td>TEI1</td>
</tr>
<tr>
<td>29H</td>
<td>20 H</td>
</tr>
<tr>
<td>29H</td>
<td>TEI2</td>
</tr>
<tr>
<td>2A H</td>
<td>XAC VN1 VN0 OV RBC1 RBC1 RBC9 RBC8</td>
</tr>
<tr>
<td>2BH</td>
<td>20 H</td>
</tr>
<tr>
<td>2BH</td>
<td>20 H</td>
</tr>
<tr>
<td>2BH</td>
<td>20 H</td>
</tr>
<tr>
<td></td>
<td>20 H</td>
</tr>
</tbody>
</table>
### Table 23
Register Summary: Special Purpose Register IOM®-1 Mode

**IOM®-1:**

<table>
<thead>
<tr>
<th>30H</th>
<th>SPU</th>
<th>SAC</th>
<th>SPM</th>
<th>TLP</th>
<th>C1C1</th>
<th>C1C0</th>
<th>C2C1</th>
<th>C2C0</th>
<th>SPCR</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>31H</td>
<td>SQC</td>
<td>BAS</td>
<td>CODR</td>
<td>CIC0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31H</td>
<td>RSS</td>
<td>BAC</td>
<td>CODX</td>
<td>TCX</td>
<td>ECX</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>33H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>33H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>34H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>34H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>35H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>36H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>39H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3BH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **SPU**: Special Purpose Unit
- **SAC**: Special Access Control
- **SPM**: Special Purpose Memory
- **TLP**: Timed Logic Port
- **C1C1**: Control Register C1 C1
- **C1C0**: Control Register C1 C0
- **C2C1**: Control Register C2 C1
- **C2C0**: Control Register C2 C0
- **SPCR**: Special Purpose Control Register
- **CIRR**: Control Interface Register
- **CIXR**: Control Interface eXtend Register
- **MOR**: Mode Register
- **MOX**: Mode eXtend Register
- **SSCR**: Special Select Control Register
- **SSCX**: Special Select Control eXtend Register
- **SFCR**: Special Function Control Register
- **SFCW**: Special Function Control eXtend Register
- **C1R**: Control Register 1
- **C2R**: Control Register 2
- **B1CR**: Base Control Register 1
- **B2CR**: Base Control Register 2
- **STCR**: Special Timing Control Register
- **STCWR**: Special Timing Control eXtend Register
- **ADF1**: Access Control Function 1
- **ADF2**: Access Control Function 2
- **SQRR**: Special Query Register
- **SQXR**: Special Query eXtend Register
- **ITF**: Interface Function
- **FC1**: Function Control 1
- **FC2**: Function Control 2
- **CFS**: Control Function Selection
- **PFS**: Program Function Selection
- **TEM**: Timing eXtend Memory
- **SYN**: Synchro
- **SQIE**: Special Query Interface eXtend
- **SQX1**: Special Query X 1
- **SQX2**: Special Query X 2
- **SQX3**: Special Query X 3
- **SQX4**: Special Query X 4

### Footnotes

- **R/W**: Read/Write
- **R**: Read-only
- **W**: Write-only

---

**Semiconductor Group 198**
Table 24
Register Summary: Special Purpose Register IOM®-2 Mode

<table>
<thead>
<tr>
<th>IOM®-2:</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>30H</td>
<td>SPU</td>
<td>0</td>
</tr>
<tr>
<td>31H</td>
<td>SQC</td>
<td>BAS</td>
</tr>
<tr>
<td>31H</td>
<td>RSS</td>
<td>BAC</td>
</tr>
<tr>
<td>32H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>33H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>33H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>34H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>34H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>35H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>35H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>36H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>36H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>37H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>37H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>37H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>37H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>38H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>38H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>39H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>39H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3A H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3A H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3B H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3B H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>35 H</th>
<th>36 H</th>
<th>34 H</th>
<th>33 H</th>
<th>32 H</th>
<th>31 H</th>
<th>30 H</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPCR</td>
<td>R/W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIR0</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIX0</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOR0</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOX0</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIR1</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIX1</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOR1</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOX1</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C1R</td>
<td>R/W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C2R</td>
<td>R/W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B1CR</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STCR</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B2CR</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADF1</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADF2</td>
<td>R/W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOSR</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOCR</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SQRR</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SQXR</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
4.1 HDLC Operation and Status Registers

4.1.1 Receive FIFO RFIFO Read Address 00-1FH

A read access to any address within the range 00-1FH gives access to the "current" FIFO location selected by an internal pointer which is automatically incremented after each read access. This allows for the use of efficient 'move string' type commands by the processor.

The RFIFO contains up to 32 bytes of received frame.

After an ISTA:RPF interrupt, exactly 32 bytes are available.

After an ISTA:RME interrupt, the number of bytes available can be obtained by reading the RBCL register.

4.1.2 Transmit FIFO XFIFO Write Address 00-1FH

A write access to any address within the range 00-1FH gives access to the "current" FIFO location selected by an internal pointer which is automatically incremented after each write access. This allows for the use of efficient 'move string' type commands by the processor.

Up to 32 bytes of transmit data can be written into the XFIFO following an ISTA:XPR interrupt.

4.1.3 Interrupt Status Register ISTA Read Address 20H

Value after reset: 00H

<table>
<thead>
<tr>
<th></th>
<th>RME</th>
<th>RPF</th>
<th>RSC</th>
<th>XPR</th>
<th>TIN</th>
<th>CISQ</th>
<th>SIN</th>
<th>EXI</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

RME **Receive Message End**

One complete frame of length less than or equal to 32 bytes, or the last part of a frame of length greater than 32 bytes has been received. The contents are available in the RFIFO. The message length and additional information may be obtained from RBCH + RBCL and the RSTA register.

RPF **Receive Pool Full**

A 32-byte block of a frame longer than 32 bytes has been received and is available in the RFIFO. The frame is not yet complete.

RSC **Receive Status Change**. Used in auto-mode only.

A status change in the receiver of the remote station – Receiver Ready/Receiver Not Ready – has been detected (RR or RNR S-frame).

The actual status of the remote station can be read from the STAR register (RRNR bit).
XPR  Transmit Pool Ready
A data block of up to 32 bytes can be written to the XFIFO.
An XPR interrupt will be generated in the following cases:
- after an XTF or XIF command, when one transmit pool is emptied and the frame is not yet complete
- after an XTF together with an XME command is issued, when the whole transparent frame has been transmitted
- after an XIF together with an XME command is issued, when the whole I-frame has been transmitted and a positive acknowledgement from the remote station has been received, (auto-mode).

TIN  Timer Interrupt
The internal timer and repeat counter has expired (see TIMR register).

CISQ  C/I or S/Q Channel Change
A change in C/I channel 0, C/I channel 1 (only in IOM-2 TE mode) or S/Q channel has been recognized. The actual value can be read from CIR0, CIR1 or SQRR.

SIN  Synchronous Transfer Interrupt
When programmed (STCR register), this interrupt is generated to enable the processor to lock on to the IOM timing, for synchronous transfers.

EXI  Extended Interrupt
This bit indicates that one of six non-critical interrupts has been generated. The exact interrupt cause can be read from EXIR.

Note: A read of the ISTA register clears all bits except EXI and CISQ. EXI is cleared by reading the EXIR register, CISQ is cleared by reading CIRR/CIR0.

4.1.4 Mask Register

<table>
<thead>
<tr>
<th>Mask</th>
<th>Write</th>
<th>Address 20H</th>
</tr>
</thead>
</table>

Value after reset: 00H

<table>
<thead>
<tr>
<th>RME</th>
<th>RPF</th>
<th>RSC</th>
<th>XPR</th>
<th>TIN</th>
<th>CISQ</th>
<th>SIN</th>
<th>EXI</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Each interrupt source in the ISTA register can be selectively masked by setting to "1" the corresponding bit in MASK. Masked interrupt status bits are not indicated when ISTA is read. Instead, they remain internally stored and pending, until the mask bit is reset to zero.

Note: In the event of an extended interrupt and of a C/I or S/Q channel change, EXI and CISQ are set in ISTA even if the corresponding mask bits in MASK are active, but no interrupt (INT pin) is generated.

4.1.5 Status Register

<table>
<thead>
<tr>
<th>Status</th>
<th>Read</th>
<th>Address 21H</th>
</tr>
</thead>
</table>

Semiconductor Group
Value after reset: 48H

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>XDOV</td>
<td>XFW</td>
</tr>
</tbody>
</table>

**XDOV** Transmit Data Overflow

More than 32 bytes have been written in one pool of the XFIFO, i.e. data has been overwritten.

**XFW** Transmit FIFO Write Enable

Data can be written in the XFIFO. This bit may be polled instead of (or in addition to) using the XPR interrupt.

**XRNR** Transmit RNR. Used in auto-mode only

In auto-mode, this bit indicates whether the ISAC-S receiver is in the "ready" (0) or "not ready" (1) state. When "not ready", the ISAC-S sends an RNR S-frame autonomously to the remote station when an I-frame or an S-frame is received.

**RRNR** Receive RNR. Used in auto-mode only

In the auto-mode, this bit indicates whether the ISAC-S has received an RR or an RNR frame, this being an indication of the current state of the remote station: receiver ready (0) or receiver not ready (1).

**MBR** Message Buffer Ready

This bit signifies that temporary storage is available in the RFIFO to receive at least the first 16 bytes of a new message.

**MAC1** MONITOR Transmit Channel 1 Active (IOM-2 terminal mode only)

Data transmission is in progress in MONITOR channel 1.

**BVS** B-channel valid on SIP (IOM-1 mode only). B channel on SIP (SLD) can be accessed.

**MAC0** MONITOR Transmit Channel 0 Active. Used in IOM-2 mode only.

Data transmission is in progress in MONITOR channel 0.
4.1.6 Command Register

<table>
<thead>
<tr>
<th>CMDR</th>
<th>Write</th>
<th>Address 21H</th>
</tr>
</thead>
</table>

Value after reset: 00H

Note: The maximum time between writing to the CMDR register and the execution of the command is 2.5 DCL clock cycles. During this time no further commands should be written to the CMDR register to avoid any loss of commands.

**RMC** Receive Message Complete
Reaction to RPF (Receive Pool Full) or RME (Receive Message End) interrupt. By setting this bit, the processor confirms that it has fetched the data, and indicates that the corresponding space in the RFIFO may be released.

**RRES** Receiver Reset
HDLC receiver is reset, the RFIFO is cleared of any data.

In addition, in auto-mode, the transmit and receive counters (V(S), V(R)) are reset.

**RNR** Receiver Not Ready
Used in auto-mode only.

Determines the state of the ISAC-S HDLC receiver.

When RNR = "0", a received I or S-frame is acknowledged by an RR supervisory frame, otherwise by an RNR supervisory frame.

**STI** Start Timer
The ISAC-S hardware timer is started when STI is set to one. In the internal timer mode (TMD bit, MODE register) an S-Command (RR, RNR) with poll bit set is transmitted in addition. The timer may be stopped by a write of the TIMR register.

**XTF** Transmit Transparent Frame
After having written up to 32 bytes in the XFIFO, the processor initiates the transmission of a transparent frame by setting this bit to "1". The opening flag is automatically added to the message by the ISAC-S.

**XIF** Transmit I-Frame
Used in auto-mode only

After having written up to 32 bytes in the XFIFO, the processor initiates the transmission of an I-frame by setting this bit to "1". The opening flag, the address and the control field are automatically added by the ISAC-S.
XME  Transmit Message End
By setting this bit to "1" the processor indicates that the data block written last in the XFIFO completes the corresponding frame. The ISAC-S terminates the transmission by appending the CRC and the closing flag sequence to the data.

XRES  Transmitter Reset
HDLC transmitter is reset and the XFIFO is cleared of any data.
This command can be used by the processor to abort a frame currently in transmission.

Notes:
● After an XPR interrupt further data has to be written in the XFIFO and the appropriate Transmit Command (XTF or XIF) has to be written in the CMODR register again to continue transmission, when the current frame is not yet complete (see also XPR in ISTA).
● During frame transmission, the 0-bit insertion according to the HDLC bit-stuffing mechanism is done automatically.

4.1.7 Mode Register  

<table>
<thead>
<tr>
<th>MODE</th>
<th>Read/Write</th>
<th>Address 22H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

MDS2-0  Mode Select
Determines the message transfer mode of the HDLC controller, as follows:
### Register Description

#### Note:
- SAP1, SAP2: two programmable address values for the first received address byte (in the case of an address field longer than 1 byte); SAPG = fixed value FC/FEH.
- TEI1, TEI2: two programmable address values for the second (or the only, in the case of a one-byte address) received address byte; TEIG = fixed value FFH.

#### TMD Timer Mode

Sets the operating mode of the ISAC-S timer. In the external mode (0) the timer is controlled by the processor. It is started by setting the STI bit in CMDR and it is stopped by a write of the TIMR register.

In the internal mode (1) the timer is used internally by ISAC-S for timeout and retry conditions (handling of LAPD/HDLC protocol in auto-mode).

<table>
<thead>
<tr>
<th>MDS2</th>
<th>MDS1</th>
<th>MDS0</th>
<th>Mode</th>
<th>Number of Address Bytes</th>
<th>Addresss Comparison 1. Byte</th>
<th>Addresss Comparison 2. Byte</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Auto-mode</td>
<td>1</td>
<td>TEI1, TEI2</td>
<td>–</td>
<td>One-byte address compare. HDLC protocol handling for frames with address TEI1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Auto-mode</td>
<td>2</td>
<td>SAP1, SAP2, SAPG</td>
<td>TEI1, TEI2, TEIG</td>
<td>Two-byte address compare. LAPD protocol handling for frames with address SAP1 + TEI1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Non-auto-mode</td>
<td>1</td>
<td>TEI1, TEI2</td>
<td>–</td>
<td>One-byte address compare.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Non-auto-mode</td>
<td>2</td>
<td>SAP1, SAP2, SAPG</td>
<td>TEI1, TEI2, TEIG</td>
<td>Two-byte address compare.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Reserved</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Transparent mode 1</td>
<td>&gt;1</td>
<td>–</td>
<td>TEI1, TEI2, TEIG</td>
<td>Low-byte address compare.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Transparent mode 2</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>No address compare. All frames accepted.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Transparent mode 3</td>
<td>&gt;1</td>
<td>SAP1, SAP2, SAPG</td>
<td>–</td>
<td>High-byte address compare.</td>
</tr>
</tbody>
</table>

#### MDS2 MDS1 MDS0

- **Auto-mode**: The ISAC-S timer is controlled by the processor. It is started by setting the STI bit in CMDR and it is stopped by a write of the TIMR register.
- **Non-auto-mode**: The ISAC-S timer is used internally by ISAC-S for timeout and retry conditions (handling of LAPD/HDLC protocol in auto-mode).
- **Reserved**: This mode is not used.
- **Transparent mode 1**: Low-byte address compare. All frames accepted.
- **Transparent mode 2**: No address compare. All frames accepted.
- **Transparent mode 3**: High-byte address compare.
**RAC  Receiver Active**

The HDLC receiver is activated when this bit is set to "1".

**DIM2-0  Digital Interface Mode**

These bits define the characteristics of the IOM Data Ports (IDP0, IDP1) according to following tables:

### IOM®-1 Modes (ADF2:IMS = 0)

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>DIM2-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>000</td>
</tr>
<tr>
<td>IOM frame structure</td>
<td>×</td>
</tr>
<tr>
<td>HDLC interface</td>
<td></td>
</tr>
<tr>
<td>MONITOR channel used for TIC bus access ¹)</td>
<td>×</td>
</tr>
<tr>
<td>MONITOR channel used for data transfer ²)</td>
<td></td>
</tr>
<tr>
<td>MONITOR channel Stop/Go bit evaluated for D-channel access handling</td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Applications</th>
<th>DIM2-0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TE mode</td>
<td>×</td>
</tr>
<tr>
<td>LT-T mode with D-channel collision resolution</td>
<td></td>
</tr>
<tr>
<td>LT-T, NT, LT-S modes with transparent D channel</td>
<td>×</td>
</tr>
<tr>
<td>Test purposes</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**

¹) If the TIC bus access handling is not required, i.e. if only one layer-2 device occupies the D and C/I channel, the TIC bus address should be programmed to “111” e.g. STCR = 70H.

²) This function is only meaningful in test mode (ADF1:TEM = 1) for data transfers with external layer-1 devices (IBC PEB 2095, IEC PEB 2091).
IOM\textsuperscript{\textregistered}-2 Modes (ADF2:IMS = 1)

### Characteristics

<table>
<thead>
<tr>
<th></th>
<th>DIM2-0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>000</td>
</tr>
<tr>
<td>IOM-2 terminal mode</td>
<td>×</td>
</tr>
<tr>
<td>SPCR:SPM = 0</td>
<td></td>
</tr>
<tr>
<td>IOM-2 non-terminal mode</td>
<td>×</td>
</tr>
<tr>
<td>SPCR:SPM = 1</td>
<td></td>
</tr>
<tr>
<td>Last octet of IOM channel 2</td>
<td>×</td>
</tr>
<tr>
<td>used for TIC bus access</td>
<td></td>
</tr>
<tr>
<td>Stop/Go bit evaluated for D-channel access handling</td>
<td>×</td>
</tr>
<tr>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

### Applications

|                  |        |        |        | 000    | 001    | 010    | 011    | 100-111 |
| TE mode          | ×      | ×      | ×      |        |        |        |        |         |
| LT-T mode with D-channel collision resolution |        |        |        | ×      |        |        |        |         |
| LT-T, NT, LT-S modes |        |        |        |        | ×      |        |        |         |
| with transparent D channel |        |        |        |        |        |        |        |         |

#### 4.1.8 Timer Register TIMR Read/Write Address 23\textsubscript{H}

Value after reset: undefined (previous value)

<table>
<thead>
<tr>
<th></th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNT</td>
<td>VALUE</td>
<td></td>
</tr>
</tbody>
</table>

CNT The meaning depends on the selected timer mode (TMD bit, MODE register).

* internal Timer Mode (TMD = 1)

CNT indicates the maximum number of S-commands "N1" which are transmitted autonomously by the ISAC-S after expiration of time period T1 (retry, according to HDLC).
The internal timer procedure will be **started** in auto-mode:

- after start of an I-frame transmission
- or
- after an "RNR" S-frame has been received.

After the last retry, a timer interrupt (TIN-bit in ISTA) is generated.

The timer procedure will be **stopped** when

- a TIN interrupt is generated. The time between the start of an I-frame transmission or reception of an "RNR" S-frame and the generation of a TIN interrupt is equal to: \((CNT+1) \times T1\).
- or the TIMR is written
- or a positive or negative acknowledgement has been received.

**Note:** The maximum value of CNT can be 6. If CNT is set to 7, the number of retries is unlimited.

* **External Timer Mode (TMD = 0)**

CNT together with VALUE determine the time period \(T2\) after which a TIN interrupt will be generated:

\[\text{CNT} \times 2.048 \text{ s} + T1\]

with \(T1 = (\text{VALUE} + 1) \times 0.064 \text{ s}\),

in the normal case, and

\[T2 = 16348 \times \text{CNT} \times \text{DCL} + T1\]

with \(T1 = 512 \times (\text{VALUE} + 1) \times \text{DCL}\)

when TLP = 1 (test loop activated, SPCR register).

DCL denotes the period of the DCL clock.

The timer can be started by setting the STI-bit in CMDR and will be stopped when a TIN interrupt is generated or the TIMR register is written.

**Note:** If CNT is set to 7, a TIN interrupt is indefinitely generated after every expiration of T1.

**VALUE Determines the Time Period T1:**

\[T1 = (\text{VALUE} + 1) \times 0.064 \text{ s} \text{ (SPCR:TLP = 0, normal mode)}\]

\[T1 = 512 \times (\text{VALUE} + 1) \times \text{DCL} \text{ (SPCR:TLP = 1, test mode)}\].
4.1.9 Extended Interrupt Register

**EXIR**

Read Address 24H

Value after reset: 00H

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>XMR</td>
<td>XDU</td>
</tr>
</tbody>
</table>

**XMR** Transmit Message Repeat

The transmission of the last frame has to be repeated because:

- the ISAC-S has received a negative acknowledgement to an I-frame in auto-mode (according to HDLC/LAPD)
- or a collision on the S-bus has been detected after the 32nd data byte of a transmit frame.

**XDU** Transmit Data Underrun

The current transmission of a frame is aborted by transmitting seven "1's" because the XFIFO holds no further data. This interrupt occurs whenever the processor has failed to respond to an XPR interrupt (ISTA register) quickly enough, after having initiated a transmission and the message to be transmitted is not yet complete.

**Note:** When an XMR or an XDU interrupt is generated, it is not possible to send transparent frames or I-frames until the interrupt has been acknowledged by reading EXIR.

**PCE** Protocol Error

Used in auto-mode only.

A protocol error has been detected in auto-mode due to a received

- S- or I-frame with an incorrect sequence number N(R) or
- S-frame containing an I-field.
- I-frame which is not a command.
- S-frame with an undefined control field.

**RFO** Receive Frame Overflow

The received data of a frame could not be stored, because the RFIFO is occupied. The whole message is lost.

This interrupt can be used for statistical purposes and indicates that the processor does not respond quickly enough to an RPF or RME interrupt (ISTA).

**SOV** Synchronous Transfer Overflow

The synchronous transfer programmed in STCR has not been acknowledged in time via the SC0/SC1 bit.

**MOS** MONITOR Status

A change in the MONITOR Status Register (MOSR) has occurred (IOM-2).

A new MONITOR channel byte is stored in MOR (IOM-1).
SAW  Subscriber Awake
Used only if terminal specific functions are enabled (STCR:TSF = 1).
Indicates that a falling edge on the EAW line has been detected, in case the terminal
specific functions are enabled (TSF-bit in STCR).

WOV  Watchdog Timer Overflow
Used only if terminal specific functions are enabled (STCR:TSF = 1).
Signals the expiration of the watchdog timer, which means that the processor has
failed to set the watchdog timer control bits WTC1 and WTC2 (ADF1 register) in the
correct manner. A reset pulse has been generated by the ISAC-S.

4.1.10  Transmit Address 1  XAD1  Write  Address 24H

<p>| | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

Used in auto-mode only.

XAD1 contains a programmable address byte which is appended automatically to the
frame by the ISAC-S in auto-mode. Depending on the selected address mode XAD1
is interpreted as follows:

* 2-Byte Address Field

XAD1 is the high byte (SAPI in the ISDN) of the 2-byte address field. Bit 1 is
interpreted as the command/response bit "C/R". It is automatically generated by the
ISAC-S following the rules of ISDN LAPD protocol and the CRI bit value in SAP1
register. Bit 1 has to be set to "0".

<table>
<thead>
<tr>
<th>C/R Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>

In the ISDN LAPD the address field extension bit "EA", i.e. bit 0 of XAD1 has to be
set to "0".

* 1-Byte Address Field

According to the X.25 LAPB protocol, XAD1 is the address of a command frame.

Note: In standard ISDN applications only 2-byte address fields are used.
4.1.11 Receive Frame Byte Count Low

RBCL Read Address 25H

Value after reset: 00H

<table>
<thead>
<tr>
<th>RBC7</th>
<th>RBC6</th>
<th>RBC5</th>
<th>RBC4</th>
<th>RBC3</th>
<th>RBC2</th>
<th>RBC1</th>
<th>RBC0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**RBC7-0 Receive Byte Count**

Eight least significant bits of the total number of bytes in a received message. Bits RBC4-0 indicate the length of the data block currently available in the RFIFO, the other bits (together with RBCH) indicate the number of whole 32-byte blocks received.

If exactly 32 bytes are received RBCL holds the value 20H.

4.1.12 Transmit Address 2

XAD2 Write Address 25H

<table>
<thead>
<tr>
<th>XAD2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

Used in auto-mode only.

XAD2 contains the second programmable address byte, whose function depends on the selected address mode:

* **2-Byte Address Field**

XAD2 is the low byte (TEI in the ISDN) of the 2-byte address field.

* **1-Byte Address Field**

According to the X.25 LAPB protocol, XAD2 is the address of a response frame.

**Note:** See note to XAD1 register description.

4.1.13 Received SAPI Register

SAPR Read Address 26H

<table>
<thead>
<tr>
<th>SAPR</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
</tr>
</tbody>
</table>

When transparent mode 1 is selected, SAPR contains the value of the first address byte of a receive frame.
4.1.14 SAPI1 Register

<table>
<thead>
<tr>
<th>SAPI1 Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value of the first programmable Service Access Point Identifier (SAPI) according to the ISDN LAPD protocol.</td>
</tr>
</tbody>
</table>

4.1.15 Receive Status Register

<table>
<thead>
<tr>
<th>RSTA Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value after reset: undefined</td>
</tr>
</tbody>
</table>

For transmitting frames in auto-mode, the C/R-bit manipulation will also be done automatically, depending on the value of the CRI-bit (refer to XAD1 register description).

In message transfer modes with SAPI address recognition the first received address byte is compared with the programmable values in SAP1, SAP2 and the fixed group SAPI.

In 1-byte address mode, the CRI-bit is to be set to "0".

C/R Bit

<table>
<thead>
<tr>
<th>Command</th>
<th>Receiving End</th>
<th>Command</th>
<th>Response</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>subscriber</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>network</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

For transmitting frames in auto-mode, the C/R-bit manipulation will also be done automatically, depending on the value of the CRI-bit (refer to XAD1 register description).

4.1.15 Receive Status Register

<table>
<thead>
<tr>
<th>RSTA Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value after reset: undefined</td>
</tr>
</tbody>
</table>

RDA Receive Data

A "1" indicates that data is available in the RFIFO. After an RME interrupt, a "0" in this bit means that data is available in the internal registers RHCR or SAPR only (e.g. S-frame). See also RHCR register description table.

RDO Receive Data Overflow

At least one byte of the frame has been lost, because it could not be stored in RFIFO (1).
CRC  CRC Check
The CRC is correct (1) or incorrect (0).

RAB  Receive Message Aborted
The receive message was aborted by the remote station (1), i.e. a sequence of 7 1's was detected.

SA1-0  SAPI Address Identification
TA  TEI Address Identification
SA1-0 are significant in auto-mode and non-auto-mode with a two-byte address field, as well as in transparent mode 3. TA is significant in all modes except in transparent modes 2 and 3.

Two programmable SAPI values (SAP1, SAP2) plus a fixed group SAPI (SAPG of value FC/FEH), and two programmable TEI values (TEI1, TEI2) plus a fixed group TEI (TEIG of value FFH), are available for address comparison.

The result of the address comparison is given by SA1-0 and TA, as follows

| Number of address bytes = 1 | x | x | 0 | TEI2 | – |
| Number of address bytes = 2 | 0 | 0 | 0 | SAP2 | TEIG |
| | 0 | 0 | 1 | SAP2 | TEI2 |
| | 0 | 1 | 0 | SAPG | TEIG |
| | 0 | 1 | 1 | SAPG | TEI1 or TEI2 |
| | 1 | 0 | 0 | SAP1 | TEIG |
| | 1 | 0 | 1 | SAP1 | TEI1 |
| | 1 | 1 | x | reserved |

Notes:
- If the SAPI values programmed to SAP1 and SAP2 are identical the reception of a frame with SAP2/TEI2 results in the indication SA1 = 1, SA0 = 0, TA = 1.
- Normally RSTA should be read by the processor after an RME interrupt in order to determine the status of the received frame. The contents of RSTA are valid only after an RME interrupt, and remain so until the frame is acknowledged via the RMC bit.
C/R  Command/Response

The C/R bit identifies a receive frame as either a command or a response, according to the LAPD rules:

<table>
<thead>
<tr>
<th>Command</th>
<th>Response</th>
<th>Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>Subscriber to network</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Network to subscriber</td>
</tr>
</tbody>
</table>

4.1.16  SAPI2 Register

SAPI2  SAPI2 Value
Value of the second programmable Service Access Point Identifier (SAPI) according to the ISDN LAPD protocol.

MCS  Modulo Count Select
Used in auto-mode only.

This bit determines the HDLC control field format as follows:

0: One-byte control field (modulo 8)
1: Two-byte control field (modulo 128)

4.1.17  TEI1 Register 1

TEI1  TEI1 Write

EA  Address field Extension Bit

This bit has to be set "1" according to HDLC/LAPD.

In all message transfer modes except in transparent modes 2 and 3, TEI1 is used by the ISAC-S for address recognition. In the case of a two-byte address field, it contains the value of the first programmable Terminal Endpoint Identifier according to the ISDN LAPD protocol.

In the auto-mode with a two-byte address field, numbered frames with the address SAPI1-TEI1 are handled autonomously by the ISAC-S according to the LAPD protocol.
Note: If the value FF_H is programmed in TEI1, received numbered frames with address SAPI1-TEI1 (SAPI1-TEIG) are not handled autonomously by the ISAC-S.
In auto and non-auto-modes with one-byte address field, TEI1 is a command address, according to X.25 LAPB.

4.1.18 Receive HDLC Control Register RHCR Read Address 29_H

<table>
<thead>
<tr>
<th>Mode</th>
<th>Modulo 8 (MCS = 0)</th>
<th>Modulo 128 (MCS = 1)</th>
<th>Contents of RFIFO</th>
</tr>
</thead>
<tbody>
<tr>
<td>Auto-mode, 1-byte address</td>
<td>Control field</td>
<td>U-frames only:</td>
<td>From 3\textsuperscript{rd} byte after flag (Note 4)</td>
</tr>
<tr>
<td>(U/I frames)</td>
<td></td>
<td>Control field</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Note 2)</td>
<td></td>
</tr>
<tr>
<td>(Note 1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Auto-mode, 2-byte address</td>
<td>Control field</td>
<td>U-frames only:</td>
<td>From 4\textsuperscript{th} byte after flag (Note 4)</td>
</tr>
<tr>
<td>(U/I frames)</td>
<td></td>
<td>Control field</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Note 2)</td>
<td></td>
</tr>
<tr>
<td>(Note 1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Auto-mode, 1-byte address</td>
<td></td>
<td>Control field in</td>
<td>From 5\textsuperscript{th} byte after flag (Note 4)</td>
</tr>
<tr>
<td>(I frames)</td>
<td></td>
<td>compressed form</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Note 3)</td>
<td></td>
</tr>
<tr>
<td>Auto-mode, 2-byte address</td>
<td></td>
<td>Control field in</td>
<td></td>
</tr>
<tr>
<td>(I frames)</td>
<td></td>
<td>compressed form</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Note 3)</td>
<td></td>
</tr>
<tr>
<td>Non-auto-mode, 1-byte address</td>
<td>2\textsuperscript{nd} byte after flag</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>From 3\textsuperscript{rd} byte after flag</td>
</tr>
<tr>
<td>Non-auto-mode, 2-byte address</td>
<td>3\textsuperscript{rd} byte after flag</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>From 4\textsuperscript{th} byte after flag</td>
</tr>
<tr>
<td>Transparent mode 1</td>
<td>3\textsuperscript{rd} byte after flag</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transparent mode 2</td>
<td>–</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transparent mode 3</td>
<td>–</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

In all modes except transparent modes 2 and 3, this register contains the control field of a received HDLC frame. In transparent modes 2 and 3, the register is not used.
**Note 1:** S frames are handled automatically and are not transferred to the microprocessor.

**Note 2:** For U frames (bit 0 of RHCR = 1) the control field is as in the modulo 8 case.

**Note 3:** For I frames (bit 0 of RHCR = 0) the compressed control field has the same format as in the modulo 8 case, but only the three LSB’s of the receive and transmit counters are visible:

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>N(R)2-0</td>
<td>P</td>
</tr>
</tbody>
</table>

**Note 4:** I-field.

### 4.1.19 TEI2 Register

<table>
<thead>
<tr>
<th>TEI2</th>
<th>Write</th>
<th>Address 29H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**EA** Address Field Extension Bit

This bit is to be set to "1" according to HDLC/LAPD.

In all message transfer modes except in transparent modes 2 and 3, TEI2 is used by the ISAC-S for address recognition. In the case of a two-byte address field, it contains the value of the second programmable Terminal Endpoint Identifier according of the ISDN LAPD protocol.

In auto and non-auto-modes with one-byte address field, TEI2 is a response address, according to X.25 LAPB.

### 4.1.20 Receive Frame Byte Count High

<table>
<thead>
<tr>
<th>RBCH</th>
<th>Read</th>
<th>Address 2A1H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**XAC** Transmitter Active

The HDLC transmitter is active when XAC = 1. This bit may be polled. The XAC bit is active when

- either an XTF/XIF command is issued and the frame has not been completely transmitted
- or the transmission of an S frame is internally initiated and not yet completed.
VN1-0  Version Number of Chip

**PEB 2085**

0 ... A1 to A2 version
1 ... B1 version
2 ... B2 version
3 ... V2.3 (B3) version

**PEB 2086**

0 ... V1.1

OV  Overflow

A "1" in this bit position indicates a message longer than 4095 bytes.

**RBC8-11 Receive Byte Count**

Four most significant bits of the total number of bytes in a received message.

**Note:** Normally RBCH and RBCL should be read by the processor after an RME interrupt in order to determine the number of bytes to be read from the RFIFO, and the total message length. The contents of the registers are valid only after an RME interrupt, and remain so until the frame is acknowledged via the RMC bit.

### 4.1.21 Status Register 2  
**STAR2** Read/Write  Address 2BH

Value after reset: 00H

**a) WRITE**

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**MULT** Used in NT/LT-S modes to enable or disable the multiframe structure (see chapter 2.5.1.9)

1: S/T multiframe disabled
0: S/T multiframe enabled

**b) READ**

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**WFA** Waiting for Acknowledge

This bit shows, if the last transmitted I-frame was acknowledged, i.e. V(A) = V(S) (⇒ WFA = 0) or was not yet acknowledged, i.e. V(A) < V(S) (⇒ WFA = 1).

**MULT** The value written into the register bit is read.

**TREC** Timer Recovery Status:

0: The device is not in the Timer Recovery state.
1: The device is in the Timer Recovery state.
SDET  S-Frame Detected:
This bit is set to "1" by the first received correct I-frame or S-command with p = 1. It is reset by reading STAR2 or by a Hardware Reset.
4.2 Special Purpose Registers: IOM*-1 Mode

The following register description is only valid if IOM-1 mode is selected (ADF2:IMS = 0).
For IOM-2 mode refer to chapter 4.3.

4.2.1 Serial Port Control Register SPCR Read/Write Address 30H

Value after reset: 00H

<table>
<thead>
<tr>
<th></th>
<th>SPU</th>
<th>SAC</th>
<th>SPM</th>
<th>TLP</th>
<th>C1C1</th>
<th>C1C0</th>
<th>C2C1</th>
<th>C2C0</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Important Note After a hardware reset the pins SDAX/SDS1 and SCA/FSD/SDS2 are both "low" and have the functions of SDS1 and SDS2 in terminal timing mode (since SPM = 0), respectively, until the SPCR is written to for the first time. From that moment on, the function taken on by these pins depends on the state of the IOM Mode Select bit IMS (ADF2 register).

SPU Software Power Up
Used in TE mode only.

If ADF1:CFS=1, before activating the ISDN S-interface in TE mode the SPU-bit has to be set to "1" and then cleared again:

After a subsequent CISQ interrupt (C/I code change; ISTA) and reception of the C/I code "PU" (Power Up indication in TE mode) the reaction of the processor would be:

– to write an Activate Request command as C/I code in the CIXR register.

– to reset the SPU-bit and wait for the following CISQ interrupt.

SAC SIP Port Activation
SIP port is in high impedance state (SAC = 0) or operating (SAC = 1).

SPM Serial Port Timing Mode
Depending on the interface mode, the following timing options are provided.

0: Timing mode 0; SIP (SLD) operates in master mode, SCA supplies the 128-kHz data clock signal for port A (SSI).

typical applications: TE, NT modes

1: Timing mode 1; SIP (SLD) operates in slave mode, FSD supplies a delayed frame synchronization signal for the IOM interface, serial port A (SSI) is not used.

typical applications: LT-T, LT-S modes
TLP Test Loop

When set to 1 the IDP1 and IDP0 lines are internally connected together, and the times T1 and T2 are reduced (cf. TIMR).

C1C1, C1C0 Channel 1 Connect

Switching of B1 Channel

<table>
<thead>
<tr>
<th>C1C1</th>
<th>C1C0</th>
<th>Read</th>
<th>Write</th>
<th>Read</th>
<th>Application(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>SIP</td>
<td>SIP</td>
<td>IOM</td>
<td>B1 not switched, SIP looping</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>SIP</td>
<td>–</td>
<td>IOM</td>
<td>B1 switched to/from SIP</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>SDAR</td>
<td>–</td>
<td>IOM</td>
<td>B1 switched to/from SPa (SSI)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>IOM</td>
<td>IOM</td>
<td>–</td>
<td>IOM looping</td>
</tr>
</tbody>
</table>

C2C1, C2C0 Channel 2 Connect

Switching of B2 Channel

<table>
<thead>
<tr>
<th>C2C1</th>
<th>C2C0</th>
<th>Read</th>
<th>Write</th>
<th>Read</th>
<th>Application(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>SIP</td>
<td>SIP</td>
<td>IOM</td>
<td>B2 not switched, SIP looping</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>SIP</td>
<td>–</td>
<td>IOM</td>
<td>B2 switched to/from SIP</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>SDAR</td>
<td>–</td>
<td>IOM</td>
<td>B2 switched to/from SPa (SSI)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>IOM</td>
<td>IOM</td>
<td>–</td>
<td>IOM looping</td>
</tr>
</tbody>
</table>

4.2.2 Command/Indication Receive Register CIRR

Value after reset: 7C_H

| SQC | BAS | CODR | CIC0 | 0 |

SQC S/Q Channel Change

A change in the received 4-bit S channel (TE or LT-T mode) or Q channel (NT or LT-S mode) has been detected. The new code can be read from SQRR. This bit is reset by a read of SQRR.
Register Description

BAS  Bus Access Status
Indicates the state of the TIC-bus:
0: the ISAC-S itself occupies the D and C/I channel
1: another device occupies the D and C/I channel

CODR  C/I Code Receive
Value of the received Command/Indication code. A C/I code is loaded in CODR only after being the same in two consecutive IOM frames and the previous code has been read from CIRR.
(refer to chapter 3.3.2)

CIC0  C/I Code Change
A change in the received Command/Indication code has been recognized. This bit is set only when a new code is detected in two consecutive IOM frames. It is reset by a read of CIRR.

Note:
The BAS and CODR bits are updated every time a new C/I code is detected in two consecutive IOM frames.
If several consecutive codes are detected and CIRR is not read, only the first and the last C/I code (and BAS bit) is made available in CIRR at the first and second read of that register, respectively.

4.2.3 Command/Indication Transmit Register CIXR  Write  Address 31H
Value after reset: 3C_H

<table>
<thead>
<tr>
<th>RSS</th>
<th>BAC</th>
<th>CODX</th>
<th>TCX</th>
<th>ECX</th>
</tr>
</thead>
</table>

RSS  Reset Source Select
Only valid if the terminal specific functions are activated (STCR:TSF).
0: Subscriber or Exchange Awake
As reset source serves:
- a falling edge on the EAW line (External Subscriber Awake)
- a C/I code change (Exchange Awake).
A logical zero on the EAW line activates also the IOM-interface clock and frame signal, just as the SPU-bit (SPCR) does.
1: Watchdog Timer

The expiration of the watchdog timer generates a reset pulse.

The watchdog timer will be reset and restarted, when two specific bit combinations are written in the ADF1 register within the time period of 128 ms (see also ADF1 register description).

After a reset pulse generated by the ISAC-S and the corresponding interrupt (WOV, SAW or CISQ) the actual reset source can be read from the ISTA and EXIR register.

BAC Bus Access Control

Only valid if the TIC-bus feature is enabled (MODE: DIM2-0).

If this bit is set, the ISAC-S will try to access the TIC-bus to occupy the C/I channel even if no D channel frame has to be transmitted. It should be reset when the access has been completed to grant a similar access to other devices transmitting in that IOM channel.

Note: Access is always granted by default to the ISAC-S/ICC with TIC bus address (TBA2-0, STCR register) "7", which is the lowest priority in a bus configuration.

CODX C/I Code Transmit

Code to be transmitted in the C/I channel (refer to chapter 3.3.2).

TCX T-Channel Transmit

Output on IOM in T channel.

ECX E-Channel Transmit

Output on IOM in E channel.

4.2.4 MONITOR Receive Register

<table>
<thead>
<tr>
<th>MOR</th>
<th>Read</th>
<th>Address 32H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

Contains the MONITOR data received according to the MONITOR channel protocol (E bit = 0).

4.2.5 MONITOR Transmit Register

<table>
<thead>
<tr>
<th>MOX</th>
<th>Write</th>
<th>Address 32H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

The byte written into MOX is transmitted once in the MONITOR channel.
### 4.2.6 SIP Signaling Code Receive

**Register:** SSCR  
**Action:** Read  
**Address:** $33_{H}$

Value after reset: $FF_{H}$

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Only valid in timing mode 0 (SPCR:SPM = 0).  
The signaling byte received on SIP can be read from this register.

### 4.2.7 SIP Signaling Code Transmit

**Register:** SSCX  
**Action:** Write  
**Address:** $33_{H}$

Value after reset: $FF_{H}$

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Significant only in timing mode 0 (SPCR:SPM = 0).  
The contents of SSCX are continuously output in the signaling byte on SIP (SLD).

### 4.2.8 SIP Feature Control Read

**Register:** SFCR  
**Action:** Read  
**Address:** $34_{H}$

Value after reset: $0_{H}$

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Contains the FC data received on SIP (timing mode 0 only, SPCR:SPM = 0).

### 4.2.9 SIP Feature Control Write

**Register:** SFCW  
**Action:** Write  
**Address:** $34_{H}$

Value after reset: $0_{H}$

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The byte written into SFCW is output once on SIP in the FC channel (timing mode 0 only, SPCR:SPM = 0).
4.2.10 Channel Register 1  
\[ \text{Read/Write Address } 35_{H} \]

Contains the value received/transmitted in the B1 channel (see C1C1, C1C0, SPCR register).

4.2.11 Channel Register 2  
\[ \text{C2R Read/Write Address } 36_{H} \]

Contains the value received/transmitted in the B2 channel (see C2C1, C2C0, SPCR register).

4.2.12 B1 Channel Register  
\[ \text{B1CR Read Address } 37_{H} \]

Contains the value received in the B1 channel, as programmed (see C1C1, C1C0, SPCR register).

4.2.13 Synchronous Transfer Control Register STCR  
\[ \text{Write Address } 37_{H} \]

Value after reset: \(00_{H}\)

\[
\begin{array}{llllllllll}
\text{TSF} & \text{TBA2} & \text{TBA1} & \text{TBA0} & \text{ST1} & \text{ST0} & \text{SC1} & \text{SC0} \\
\end{array}
\]

**TSF Terminal Specific Functions**

0: No terminal specific functions

1: The terminal specific functions are activated, such as
   - Watchdog Timer
   - Subscriber/Exchange Awake (SIP/EAW).

In this case the SIP/EAW line is always an input signal which can serve as a request signal from the subscriber to initiate the awake function in a terminal.
A falling edge on the EAW line generates an SAW interrupt (EXIR).

When the RSS-bit in the CIXR register is zero, a falling edge on the EAW line (Subscriber Awake) or a C/I code change (Exchange Awake) initiates a reset pulse.

When the RSS-bit is set to one a reset pulse is triggered only by the expiration of the watchdog timer (see also CIXR register description).

**Note:** The TSF-bit will be cleared only by hardware reset.

**TBA2-0 TIC Bus Address**

Defines the individual address for the ISAC-S on the IOM TIC bus *(see chapter 2.3.9).*

This address is used to access the C/I and D channel on the IOM.

**Note:** One device liable to transmit in C/I and D fields on IOM should always be given the address value "7".

**ST1 Synchronous Transfer 1**

When set, causes the ISAC-S to generate an SIN interrupt status (ISTA register) at the beginning of an IOM frame.

**ST0 Synchronous Transfer 0**

When set, causes the ISAC-S to generate an SIN interrupt status (ISTA register) at the middle of an IOM frame.

**SC1 Synchronous Transfer 1 Completed**

After an SIN interrupt the processor has to acknowledge the interrupt by setting the SC1-bit before the middle of the IOM frame, if the interrupt was originated from a Synchronous Transfer 1 (ST1).

Otherwise an SOV interrupt (EXIR register) will be generated.

**SC0 Synchronous Transfer 0 Completed**

After an SIN interrupt the processor has to acknowledge the interrupt by setting the SC0-bit before the start of the next IOM frame, if the interrupt was originated from a Synchronous Transfer 0 (ST0).

Otherwise an SOV interrupt (EXIR register) will be generated.

**Note:** ST0/1 and SC0/1 are useful for synchronizing MP accesses and receive/transmit operations.
4.2.14 **B2 Channel Register**

<table>
<thead>
<tr>
<th>B2CR</th>
<th>7</th>
</tr>
</thead>
</table>

Contains the value received in the B2 channel, as programmed (see C2C1, C2C0, SPCR register).

4.2.15 **Additional Feature Register 1**

<table>
<thead>
<tr>
<th>ADF1</th>
<th>7</th>
</tr>
</thead>
</table>

Value after reset: 00\(^H\)

<table>
<thead>
<tr>
<th>WTC1</th>
<th>WTC2</th>
<th>TEM</th>
<th>PFS</th>
<th>CFS</th>
<th>FC2</th>
<th>FC1</th>
<th>ITF</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**WTC1, 2 Watchdog Timer Control 1, 2**

After the watchdog timer mode has been selected (STCR:TSF = CIXR:RSS = 1) the watchdog timer is started.

During every time period of 128 ms the processor has to program the WTC1- and WTC2-bit in the following sequence:

<table>
<thead>
<tr>
<th>WTC1</th>
<th>WTC2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

...to reset and restart the watchdog timer.

If not, the timer expires and a WOV interrupt (EXIR) together with a reset pulse is generated.

**TEM Test Mode**

In Test mode (TEM = 1, PFS = 0) all layer-1 functions are disabled and the ISAC-S behaves like an ICC (PEB 2070) device.

**PFS Prefilter Select**

These bits together determine the pre-filter delay compensation and the test mode (layer 1 disabled) of the ISAC-S, as follows:

<table>
<thead>
<tr>
<th>TEM</th>
<th>PFS</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>No pre-filter (0 delay)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Pre-filter delay compensation 520 ns</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Pre-filter delay compensation 910 ns</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Test mode (layer 1 disabled)</td>
</tr>
</tbody>
</table>
CFS  Configuration Select

This bit determines clock relations and recovery on S/T and IOM interfaces.

TE Mode:

0: The IOM interface clock and frame signals are always active, "Power Down" state included.

The states "Power Down" and "Power Up" are thus functionally identical except for the indication: PD = 1111 and PU = 0111.

With the C/I command Timing (TIM) the processor can enforce the "Power Up" state.

With C/I command Deactivation Indication (DIU) the "Power Down" state is reached again.

However, it is also possible to activate the S-interface directly with the C/I command Activate Request (AR 8/10/L) without the TIM command.

1: The IOM interface clock and frame signals are normally inactive ("Power Down").

For activating the S-interface the "Power Up" state can be induced by software (SPU-bit in SPCR register).

After that the S-interface can be activated with the C/I command Activate Request (AR 8/10/L).

The "Power Down" state can be reached again with the C/I command Deactivation Indication (DIU).

Note: After reset the IOM interface is always active. To reach the "Power Down" state the CFS-bit has to be set.

NT, LT-S Modes:

0: In point-to-point configurations (S bus) the bit and frame clock are recovered from the received bit stream on the S-interface with the internal PLL.

This is to tolerate a variable bit shift of 2 to 8 bit times between the transmitted and the received frame (max distance of 1.0 ... 1.5 km).

1: In bus configurations only a fixed bit shift of 2-bit times is accepted according to CCITT (distances up to 150 m).

LT-T Mode:

0: CFS has to be set to "0" always.
**FC2,1  FSC1,2 Control**  (TE mode only)
Determine the polarity of the symmetrical 8-kHz strobe signals FSC2 and FSC1, respectively:
- 0: high during the first half of the 125-µs frame (IOM, SLD, SSI), low during the second half.
- 1: low during the first half, high during the second half.

**ITF  Inter-Frame Time Fill**
Selects the inter-frame time fill signal which is transmitted between HDLC frames.
- 0: idle (continuous 1 s).
- 1: flags (sequence of patterns: "0111 1110")

**Note:** In TE and LT-T applications with D-channel access handling (collision resolution), the only possible inter-frame time fill signal is idle (continuous 1 s). Otherwise the D channel on the S/T bus cannot be accessed.

### 4.2.16 Additional Feature Register 2  ADF2  Read/Write  Address 39H

Value after reset: 00H

```
  7 6 5 4 3 2 1 0
  |   |   |   |   |   |   |   |
  0 0 0 0 0 0 0 0
  |   |   |   |   |   |   |
IMS
```

**IMS  IOM Mode Selection**
IOM-1 interface mode is selected when IMS = 0.

### 4.2.17 S, Q Channel Receive Register  SQRR  Read  Address 3BH

Value after reset: 0XH

```
  7 6 5 4 3 2 1 0
  |   |   |   |   |   |
  0 0 0 SYN SQR1 SQR2 SQR3 SQR4
```

**SYN  Synchronization State.** Used in TE/LT-T mode only (pin M1 = 0).
The S/T receiver has synchronized to the received FA and M bits (1) or not (0).

**SQR1-4  Received S/Q Bits**
- TE/LT-T mode (pin M1 = 0): Received S bits in frames 1, 6, 11 and 16, respectively.
- LT-S/NT mode (pin M1 = 1): Received FA bits in frames 1, 6, 11 and 16, respectively.
4.2.18 S, Q Channel Transmit Register  SQXR  Write  Address 3BH

Value after reset:  TE/LT-T mode (pin M1 = 0): 0F\text{H}
                  LT-S/NT mode (pin M1 = 1): 00\text{H}

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>SQIE</th>
<th>SQX1</th>
<th>SQX2</th>
<th>SQX3</th>
<th>SQX4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SQIE  S, Q Interrupt Enable
Generation of CIR0: SQC status (and the accompanying CISQ interrupt is enabled (1) or masked (0).

SQX1-4 Transmitted S/Q Bits
TE/LT-T mode (pin M1 = 0): transmitted F\text{A} bits in frames 1, 6, 11 and 16, respectively.
LT-S/NT mode (pin M1 = 1): transmitted S bits in frames 1, 6, 11 and 16, respectively.
4.3 Special Purpose Registers: IOM®-2 Mode

The following register description is only valid if IOM-2 is selected (ADF2:IMS-1). For IOM-1 mode refer to chapter 4.2.

4.3.1 Serial Port Control Register spcr Read/Write Address 30H

Value after reset: 00H

| SPU | 0 | SPM | TLP | C1C1 | C1C0 | C2C1 | C2C0 |

Important Note After a hardware reset the pins SDAX/SDS1 and SCA/FSD/SDS2 are both "low" and have the functions of SDS1 and SDS2 in terminal timing mode (since SPM = 0), respectively, until the SPCR is written to for the first time. From that moment on, the function taken on by these pins depends on the state of the IOM Mode Select bit IMS (ADF2 register).

SPU Software Power Up. Used in TE mode only.

If SQXR:CFS = 1, before activating the ISDN S-interface in TE mode the SPU and SQXR:IDC bits have to be set to "1" and then cleared again:

After a subsequent CISQ interrupt (C/I code change; ISTA) and reception of the C/I code "PU" (Power Up indication in TE mode) the reaction of the processor would be:

– to write an Activate Request command as C/I code in the CIX0 register.

– to reset the SPU and SQXR:IDC bits and wait for the following CISQ interrupt.

SPM Serial Port Timing Mode;

0: Terminal mode; all three channels of the IOM-2 interface are used applications: TE mode

1: Non-terminal mode; the programmed IOM channel (ADF1:CSEL2-0) is used applications: LT-T, LT-S modes (8 channels structure IOM-2)

TLP Test Loop

When set to 1 the IDP1 and IDP0 lines are internally connected together, and the times T1 and T2 are reduced (cf. TIMR).
C1C1, C1C0  Channel 1 Connect

Determines which of the two channels B1 or IC1 is connected to register C1R and/or B1CR, for monitoring, test-looping and switching data to/from the processor.

<table>
<thead>
<tr>
<th>C1C1</th>
<th>C1C0</th>
<th>Read</th>
<th>Write</th>
<th>B1CR</th>
<th>Application(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>IC1</td>
<td>–</td>
<td>B1</td>
<td>B1 monitoring + IC1 monitoring</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>IC1</td>
<td>IC1</td>
<td>B1</td>
<td>B1 monitoring + IC1 looping from/to IOM</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>–</td>
<td>B1</td>
<td>B1</td>
<td>B1 access from/to So; transmission of a constant value in B1 channel to So.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>B1</td>
<td>B1</td>
<td>–</td>
<td>B1 looping from So; transmission of a variable pattern in B1 channel to So.</td>
</tr>
</tbody>
</table>

C2C1, C2C0  Channel 2 Connect

Determines which of the two channels B2 or IC2 is connected to register C2R and/or B2CR, for monitoring, test-looping and switching data to/from the processor.

<table>
<thead>
<tr>
<th>C2C1</th>
<th>C2C0</th>
<th>Read</th>
<th>Write</th>
<th>B2CR</th>
<th>Application(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>IC2</td>
<td>–</td>
<td>B2</td>
<td>B2 monitoring + IC2 monitoring</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>IC2</td>
<td>IC2</td>
<td>B2</td>
<td>B2 monitoring + IC2 looping from/to IOM</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>–</td>
<td>B2</td>
<td>B2</td>
<td>B2 access from/to So; transmission of a constant value in B2 channel to So.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>B2</td>
<td>B2</td>
<td>–</td>
<td>B2 looping from So; transmission of a variable pattern in B2 channel to So.</td>
</tr>
</tbody>
</table>

Note: B-channel access is only possible in TE-mode.

4.3.2  Command/Indication Receive 0  CIR0  Read  Address 31H

Value after reset: 7CH

<table>
<thead>
<tr>
<th>SQC</th>
<th>BAS</th>
<th>CODR0</th>
<th>CIC0</th>
<th>CIC1</th>
</tr>
</thead>
</table>

SQC  S/Q Channel Change

A change in the received 4-bit S channel (TE or LT-T mode) or Q channel (NT or LT-S mode) has been detected. The new code can be read from the SQRR. This bit is reset by a read of the SQRR.
**Register Description**

**BAS**  **Bus Access Status**
Indicates the state of the TIC-bus:
0: the ISAC-S itself occupies the D and C/I channel
1: another device occupies the D and C/I channel

**CODR0**  **C/I Code 0 Receive**
Value of the received Command/Indication code. A C/I code is loaded in CODR0 only after being the same in two consecutive IOM frames and the previous code has been read from CIR0.
*(refer to chapter 3.3.2)*

**CIC0**  **C/I Code 0 Change**
A change in the received Command/Indication code has been recognized. This bit is set only when a new code is detected in two consecutive IOM frames. It is reset by a read of CIR0.

**CIC1**  **C/I Code 1 Change**
A change in the received Command/Indication code in IOM channel 1 has been recognized. This bit is set when a new code is detected in one IOM frame. It is reset by a read of CIR0.
CIC1 is only used if terminal mode is selected.

**Note:**
The BAS and CODR0 bits are updated every time a new C/I code is detected in two consecutive IOM frames.
If several consecutive valid new codes are detected and CIR0 is not read, only the first and the last C/I code (and BAS bit) is made available in CIR0 at the first and second read of that register, respectively.

**4.3.3 Command/Indication Transmit 0  CIX0  Write  Address 31H**

Value after reset: 3FH

<table>
<thead>
<tr>
<th>RSS</th>
<th>BAC</th>
<th>CODX0</th>
<th>1</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**RSS**  **Reset Source Select**
Only valid if the terminal specific functions are activated (STCR:TSF).
0: Subscriber or Exchange Awake
As reset source serves:
– a falling edge on the EAW line (External Subscriber Awake)
– a C/I code change (Exchange Awake).
A logical zero on the EAW line activates also the IOM-interface clock and frame signal, just as the SPU-bit (SPCR) does.
1: Watchdog Timer

The expiration of the watchdog timer generates a reset pulse.

The watchdog timer will be reset and restarted, when two specific bit combinations are written in the ADF1 register within the time period of 128 ms (see also ADF1 register description).

After a reset pulse generated by the ISAC-S and the corresponding interrupt (WOV, SAW or CISQ) the actual reset source can be read from the ISTA and EXIR register.

BAC Bus Access Control

Only valid if the TIC-bus feature is enabled (MODE:DIM2-0).

If this bit is set, the ISAC-S will try to access the TIC-bus to occupy the C/I channel even if no D channel frame has to be transmitted. It should be reset when the access has been completed to grant a similar access to other devices transmitting in that IOM channel.

Note: Access is always granted by default to the ISAC-S/ICC with TIC bus address (TBA2-0, STCR register) "7", which has the lowest priority in a bus configuration.

CODX0 C/I Code 0 Transmit

Code to be transmitted in the C/I channel / C/I channel 0.
(refer to chapter 3.3.2)

4.3.4 MONITOR Receive Channel 0 MOR0 Read Address 32H

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | 0 |

Contains the MONITOR data received in IOM MONITOR channel/ MONITOR channel 0 according to the MONITOR channel protocol.

4.3.5 MONITOR Transmit Channel 0 MOX0 Write Address 32H

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   | 0 |

Contains the MONITOR data to be transmitted in IOM MONITOR channel/ MONITOR channel 0 according to the MONITOR channel protocol.

4.3.6 Command/Indication Receive 1 CIR1 Read Address 33H
Value after reset: FFH

<table>
<thead>
<tr>
<th></th>
<th>CODR1</th>
<th></th>
<th>MR1</th>
<th>MX1</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CODR1 C/I Code 1 Receive
Only valid in terminal mode (SPCR:SPM = 0).
Bits 7-2 of C/I channel 1

MR1 MR Bit
Bit 1 of C/I channel 1

MX1 MX Bit
Bit 0 of C/I channel 1

4.3.7 Command/Indication Transmit 1 CIX1 Write Address 33H
Value after reset: FFH

<table>
<thead>
<tr>
<th></th>
<th>CODX1</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

CODX1 C/I Code 1 Transmit
Significant only in terminal mode (SPCR:SPM = 0).
Bits 7-2 of C/I channel 1

4.3.8 MONITOR Receive Channel 1 MOR1 Read Address 34H
Used only in terminal mode (SPCR:SPM = 0).
Contains the MONITOR data received in IOM channel 1 according to the MONITOR channel protocol.

4.3.9 MONITOR Transmit Channel 1 MOX1 Write Address 34H
Used only in terminal mode (SPCR:SPM = 0).
Contains the MONITOR data to be transmitted in IOM channel 1 according to the MONITOR channel protocol.

<table>
<thead>
<tr>
<th>4.3.10 Channel Register 1</th>
<th>C1R</th>
<th>Read/Write</th>
<th>Address 35H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

Used only in terminal mode (SPCR:SPM = 0).
Contains the value received/transmitted in IOM channel B1 or IC1, as the case may be (cf. C1C1, C1C0, SPCR register).

<table>
<thead>
<tr>
<th>4.3.11 Channel Register 2</th>
<th>C2R</th>
<th>Read/Write</th>
<th>Address 36H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Used only in terminal mode (SPCR:SPM = 0).
Contains the value received/transmitted in IOM channel B2 or IC2, as the case may be (cf. C2C1, C2C0, SPCR register).

<table>
<thead>
<tr>
<th>4.3.12 B1 Channel Register</th>
<th>B1CR</th>
<th>Read</th>
<th>Address 37H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Used only in terminal mode (SPCR:SPM = 0).
Contains the value received in IOM channel B1, if programmed (see C1C1, C1C0, SPCR register).

<table>
<thead>
<tr>
<th>4.3.13 Synchronous Transfer Control Register STCR</th>
<th>Write</th>
<th>Address 37H</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value after reset: 00H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TSF</th>
<th>Terminal Specific Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No terminal specific functions</td>
</tr>
<tr>
<td>1</td>
<td>The terminal specific functions are activated, such as</td>
</tr>
</tbody>
</table>
- Watchdog Timer
- Subscriber/Exchange Awake (SIP/EAW).

In this case the SIP/EAW line is always an input signal which can serve as a request signal from the subscriber to initiate the awake function in a terminal. A falling edge on the EAW line generates an SAW interrupt (EXIR).

When the RSS-bit in the CIx0 register is zero, a falling edge on the EAW line (Subscriber Awake) or a C/I code change (Exchange Awake) initiates a reset pulse.

When the RSS-bit is set to one a reset pulse is triggered only by the expiration of the watchdog timer (see also CIx0 register description).

**Note:** The TSF-bit will be cleared only by a hardware reset.

**TBA2-0 TIC Bus Address**

Defines the individual address for the ISAC-S on the IOM TIC bus *(see chapter 2.4.6)*.

This address is used to access the C/I and D channel on the IOM.

**Note:** One device liable to transmit in C/I and D fields on the IOM should always be given the address value “7”.

**ST1 Synchronous Transfer 1**

When set, causes the ISAC-S to generate an SIN interrupt status (ISTA register) at the beginning of an IOM frame.

**ST0 Synchronous Transfer 0**

When set, causes the ISAC-S to generate an SIN interrupt status (ISTA register) at the middle of an IOM frame.

**SC1 Synchronous Transfer 1 Completed**

After an SIN interrupt the processor has to acknowledge the interrupt by setting the SC1-bit before the middle of the IOM frame, if the interrupt was originated from a Synchronous Transfer 1 (ST1). Otherwise an SOV interrupt (EXIR register) will be generated.

**SC0 Synchronous Transfer 0 Completed**

After an SIN interrupt the processor has to acknowledge the interrupt by setting the SC0-bit before the start of the next IOM frame, if the interrupt was originated from a Synchronous Transfer 0 (ST0).

Otherwise an SOV interrupt (EXIR register) will be generated.
Note: ST0/1 and SC0/1 are useful for synchronizing MP accesses and receive/transmit operations.

4.3.14 B2 Channel Register

<table>
<thead>
<tr>
<th>B2CR</th>
<th>Read</th>
<th>Address 38H</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

Used only in terminal mode (SPCR:SPM = 0).
Contains the value received in the IOM channel B2, if programmed (see C2C1, C2C0, SPCR register).

4.3.15 Additional Feature Register 1

<table>
<thead>
<tr>
<th>ADF1</th>
<th>Write</th>
<th>Address 38H</th>
</tr>
</thead>
</table>

Value after reset: 00H

<table>
<thead>
<tr>
<th>WTC1</th>
<th>WTC2</th>
<th>TEM</th>
<th>PFS</th>
<th>IOF/CSEL2</th>
<th>0/CSEL1</th>
<th>0/CSEL0</th>
<th>ITF</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

WTC1, 2 Watchdog Timer Control 1, 2

After the watchdog timer mode has been selected (STCR:TSF = CIX0:RSS = 1) the watchdog timer is started.

During every time period of 128 ms the processor has to program the WTC1- and WTC2-bit in the following sequence:

<table>
<thead>
<tr>
<th>WTC1</th>
<th>WTC2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>1</td>
</tr>
<tr>
<td>2.</td>
<td>0</td>
</tr>
</tbody>
</table>

1. to reset and restart the watchdog timer.
2. If not, the timer expires and a WOV interrupt (EXIR) together with a reset pulse is generated.

TEM Test Mode

In test mode (TEM = 1, PFS = 0) all layer-1 functions are disabled and the ISAC®-S behaves like an ICC (PEB 2070) device.

PFS Prefilter Select
These bits together determine the pre-filter delay compensation and the test mode (layer 1 disabled) of the ISAC-S, as follows:

<table>
<thead>
<tr>
<th>TEM</th>
<th>PFS</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>No pre-filter (0 delay)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Pre-filter delay compensation 520 ns</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Pre-filter delay compensation 910 ns</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Test mode (layer 1 disabled)</td>
</tr>
</tbody>
</table>

**IOF**  **IOM OFF.** Used in terminal mode (SPCR:SPM = 0).

0: IOM interface is operational
1: IOM interface is switched off (DCL, FSC1, IDP0/1, BCL high impedance).

**Note:** IOF should be set to "1" if external devices connected to the IOM interface should be "disconnected" e.g. for power saving purposes or for not disturbing the internal IOM connection between layer 2 and layer 1. However, the internal operation is independent of the IOF bit.
CSEL2-0 Channel Select.
Used in non-terminal mode (SPCR:SPM = 1).
Select one IOM channel out of 8, where the ISAC-S is to receive/transmit.
000 channel 0 (first channel in IOM frame)
001 channel 1
...
111 channel 7 (last channel in IOM frame)

ITF Inter-Frame Time Fill
Selects the inter-frame time fill signal which is transmitted between HDLC frames.
0: idle (continuous 1 s),
1: flags (sequence of patterns: "0111 1110")

Note: In TE and LT-T applications with D-channel access handling (collision resolution),
the only possible inter-frame time fill signal is idle (continuous 1 s). Otherwise the D
cchannel on the S/T bus cannot be accessed.

4.3.16 Additional Feature Register 2 ADF2 Read/Write Address 39H
Value after reset: 00H

<table>
<thead>
<tr>
<th>7</th>
<th>IMS</th>
<th>D2C2</th>
<th>D2C1</th>
<th>D2C0</th>
<th>ODS</th>
<th>D1C2</th>
<th>D1C1</th>
<th>D1C0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

IMS IOM Mode Selection
IOM-2 interface mode is selected when IMS = 1.

D2C2-0 Data Strobe Control. Used in IOM-2 mode only.

D1C2-0 These bits determine the polarity of the two independent strobe signals SDS1 and
SDS2 as follows:

<table>
<thead>
<tr>
<th>Dx2</th>
<th>Dx1</th>
<th>Dx0</th>
<th>SDSx</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>always low</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>high during B1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>high during B2</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>high during B1 + B2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>always low</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>high during IC1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>high during IC2</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>high during IC1 + IC2</td>
</tr>
</tbody>
</table>

Note: x = 1 for pin SDS1 or 2 for pin SDS2
The strobe signals allow standard combos or data devices to access
a programmable channel.
Note: In non-terminal mode (SPCR:SPM = 1) IC1, IC2 correspond to B1, B2 channels of the IOM channel as programmed to (ADF1:CSEL 2–0) +1.

ODS Output Driver Selection
Tristate drivers (1) or open drain drivers (0) are used for the IOM interface.

4.3.17 MONITOR Status Register MCSR Read Address 3AH

Value after reset: 00H

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDR1</td>
<td>MER1</td>
</tr>
</tbody>
</table>

MDR1 MONITOR Channel 1 Data Received
MER1 MONITOR Channel 1 End of Reception
MDA1 MONITOR Channel 1 Data Acknowledged
    The remote end has acknowledged the MONITOR byte being transmitted.
MAB1 MONITOR Channel 1 Data Abort
MDR0 MONITOR Channel 0 Data Received
MER0 MONITOR Channel 0 End of Reception
MDA0 MONITOR Channel 0 Data Acknowledged
    The remote end has acknowledged the MONITOR byte being transmitted.
MAB0 MONITOR Channel 0 Data Abort

4.3.18 MONITOR Control Register MOCR Write Address 3AH

Value after reset: 00H

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MRE1</td>
<td>MRC1</td>
</tr>
</tbody>
</table>

MRE1,0 MONITOR Receive Interrupt Enable (IOM channel 1,0)
MONITOR interrupt status MDR1/MDR0, MER1/0 generation is enabled (1) or masked (0).
MRC1,0  MR Bit Control (IOM Channel 1,0)
Determines the value of the MR bit:
0: MR always "1". In addition, the MDR1/MDR0 interrupt is blocked, except for the first byte of a packet (if MRE1/0 = 1).
1: MR internally controlled by the ISAC-S according to MONITOR channel protocol. In addition, the MDR1/MDR0 interrupt is enabled for all received bytes according to the MONITOR channel protocol (if MRE1 0 = 1).

MXE1,0  MONITOR Transmit Interrupt Enable (IOM channel 1,0)
MONITOR interrupt status MDA1/0, MAB1/0 generation is enabled (1) or masked (0).

MXC1,0  MX Bit Control (IOM Channel 1,0)
Determines the value of the MX bit:
0: MX always "1".
1: MX internally controlled by the ISAC-S according to MONITOR channel protocol.

4.3.19  S, Q Channel Receive Register  SQRR  Read  Address 3BH
Value after reset: 0XH

<table>
<thead>
<tr>
<th>IDC</th>
<th>CFS</th>
<th>CI1E</th>
<th>SYN</th>
<th>SQR1</th>
<th>SQR2</th>
<th>SQR3</th>
<th>SQR4</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

IDC  Read-Back of Programmed IDC Bit (see SQXR register)
CFS  Read-Back of Programmed CFS Bit (see SQXR register)
CI1E Read-Back of Programmed CI1E Bit (see SQXR register)
SYN  Synchronization State
Used in TE/LT-T mode only (pin M1 = 0).
The S/T receiver has synchronized to the received FA and M bits (1) or has not (0).

SQR1-4  Received S/Q Bits
TE/LT-T mode (pin M1 = 0): Received S bits in frames 1, 6, 11 and 16, respectively.
LT-S/NT mode (pin M1 = 1): Received FA bits in frames 1, 6, 11 and 16, respectively.
4.3.20  S, Q Channel Transmit Register  SQXR  Write  Address 3B\textsubscript{H}

Value after reset:  
TE/LT-T mode (pin M1 = 0): 0F\textsubscript{H}
LT-S/NT mode (pin M1 = 1): 00\textsubscript{H}

<table>
<thead>
<tr>
<th>IDC</th>
<th>CFS</th>
<th>CI1E</th>
<th>SQIE</th>
<th>SQX1</th>
<th>SQX2</th>
<th>SQX3</th>
<th>SQX4</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**IDC  IOM Direction Control**

Terminal mode (SPCR:SPM = 0):

0: Master (normal) mode
Layer 2 transmits IOM channel 0 and 2 on IDP1, channel 1 on IDP0.

1: Slave (test) mode
Layer 2 transmits IOM channel 0, 1 and 2 on IDP1.

Non-terminal mode (SPCR:SPM = 1):

0: normal mode
MONITOR, D- and C/I channels are transmitted on IDP1 from layer 2 to layer 1.

1: reversed (test) mode
MONITOR, D- and C/I channels are transmitted on IDP0 from layer 2 to the system.

**Note:** Also refer to chapter 2.4.2

**CFS  Configuration Select**

This bit determines clock relations and recovery on S/T and IOM interfaces.

**TE Mode**

0: The IOM interface clock and frame signals are always active, "Power Down" state included.

The states "Power Down" and "Power Up" are thus functionally identical except for the indication: PD = 1111 and PU = 0111.

With the C/I command Timing (TIM) the processor can enforce the "Power Up" state.

With C/I command Deactivation Indication (DIU) the "Power Down" state is reached again.

However, it is also possible to activate the S-Interface directly with the C/I command Activate Request (AR 8/10/L) without the TIM command.
1: The IOM interface clock and frame signals are normally inactive
   "Power Down").

   For activating the S-interface the "Power Up" state can be induced by software
   (SPU-bit in SPCR register).

   After that the S-interface can be activated with the C/I command Activate
   Request (AR 8/10/L).

   The "Power Down" state can be reached again with the C/I command
   Deactivation Indication (DIU).

   **Note:** After reset the IOM interface is always active. To reach the "Power Down" state
   the CFS-bit has to be set.

   **LT-S Mode:**

   0: In point-to-point configurations (S-bus) the bit and frame clock are recovered
   from the received bit stream on the S-interface with the internal PLL.

   This is to tolerate a variable bit shift of 2- to 8-bit times between the transmitted
   and the received frame (max distance of 1.0 ... 1.5 km).

   1: In bus configurations only a fixed bit shift of 2-bit times is accepted according to
   CCITT (distances up to 150 m).

   *(Also refer to chapter 2.5.5)*

   **LT-T Mode:**

   CFS has to be set to "0" always.

   **C/I Channel 1 Interrupt Enable (CI1E)**

   Interrupt generation of CIR0:CIC1 is enabled (1) or masked (0).

   **S, Q Interrupt Enable (SQIE)**

   Generation of CIR0:SQC status (and the accompanying CISQ interrupt is enabled
   (1) or masked (0).

   **Transmitted S/Q Bits (SQX1-4)**

   TE/LT-T mode (pin M1 = 0): transmitted $F_A$ bits in frames 1, 6, 11 and 16,
   respectively.

   LT-S/NT mode (pin M1 = 1): transmitted S bits in frames 1, 6, 11 and 16,
   respectively.
5 Electrical Characteristics

Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage on any pin with respect to ground</td>
<td>$V_S$</td>
<td>$-0.4$ to $V_{DD} + 0.4$</td>
<td>V</td>
</tr>
<tr>
<td>Ambient temperature under bias</td>
<td>$T_A$</td>
<td>0 to 70</td>
<td>°C</td>
</tr>
<tr>
<td>Storage temperature</td>
<td>$T_{stg}$</td>
<td>$-65$ to $125$</td>
<td>°C</td>
</tr>
<tr>
<td>Maximum voltage on $V_{DD}$</td>
<td>$V_{DD}$</td>
<td>6</td>
<td>V</td>
</tr>
</tbody>
</table>

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Line Overload Protection

The maximum input current (under overvoltage conditions) is given as a function of the width of a rectangular input current pulse (figure 82).

![Figure 82 Test Condition for Maximum Input Current](image)

Condition: All other pins grounded

IT502336
Transmitter Input Current
The destruction limits for negative input signals are given in figure 83 $R_i \geq 2 \, \Omega$.

![Figure 83](image)

**Figure 83**
The destruction limits for positive input signals are given in figure 84. $R_i \geq 200 \, \Omega$.

![Figure 84](image)
Receiver Input Current

The destruction limits are given in figure 85. $R \geq 300 \, \Omega$. 

**Figure 85**
### DC Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Test Condition</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>L-input voltage</td>
<td>$V_{IL}$</td>
<td>-0.4</td>
<td>0.8</td>
<td>V</td>
<td>All pins except SX1,2, SR1,2</td>
</tr>
<tr>
<td>H-input voltage</td>
<td>$V_{IH}$</td>
<td>2.0</td>
<td>$V_{DD} + 0.4$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>L-output voltage</td>
<td>$V_{OL}$</td>
<td>0.45</td>
<td>0.45</td>
<td>V</td>
<td>$I_{OL} = 2$ mA</td>
</tr>
<tr>
<td>L-output voltage (IDP0)</td>
<td>$V_{OL1}$</td>
<td>0.45</td>
<td>V</td>
<td></td>
<td>$I_{OL} = 7$ mA</td>
</tr>
<tr>
<td>H-output voltage</td>
<td>$V_{OH}$</td>
<td>2.4</td>
<td>$V_{DD} - 0.5$</td>
<td>V</td>
<td>$I_{OH} = - 400$ $\mu$A</td>
</tr>
<tr>
<td>H-output voltage</td>
<td>$V_{OH}$</td>
<td>V</td>
<td></td>
<td></td>
<td>$I_{OH} = - 100$ $\mu$A</td>
</tr>
<tr>
<td>Power supply current (power down)</td>
<td>$I_{CC}$</td>
<td>1.5</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>15</td>
<td>mA</td>
<td>DCL = 512 kHz</td>
<td>No output loads except SX1,2 (50 $\Omega$ load)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>17</td>
<td>mA</td>
<td>DCL = 1536 kHz</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>22</td>
<td>mA</td>
<td>DCL = 4096 kHz</td>
<td></td>
</tr>
<tr>
<td>Emergency B1 = FF$H$, B2 = FF$H$, D = 1</td>
<td></td>
<td>7.7</td>
<td>mA</td>
<td>DCL = 1536 kHz</td>
<td></td>
</tr>
<tr>
<td></td>
<td>B1 = FF$H$, B2 = FF$H$, D = Flag</td>
<td></td>
<td>7.95</td>
<td>mA</td>
<td>DCL = 1536 kHz</td>
</tr>
<tr>
<td></td>
<td>B1 = 55$H$, B2 = FF$H$, D = Flag</td>
<td></td>
<td>8.75</td>
<td>mA</td>
<td>DCL = 1536 kHz</td>
</tr>
<tr>
<td></td>
<td>B1 = 00$H$, B2 = FF$H$, D = Flag</td>
<td></td>
<td>10</td>
<td>mA</td>
<td>DCL = 1536 kHz</td>
</tr>
<tr>
<td>Input leakage current</td>
<td>$I_{LI}$</td>
<td>10</td>
<td>$\mu$A</td>
<td></td>
<td>0 V &lt; $V_{IN}$ &lt; $V_{DD}$ to 0 V</td>
</tr>
<tr>
<td>Output leakage current</td>
<td>$I_{LO}$</td>
<td>10</td>
<td>$\mu$A</td>
<td></td>
<td>0 V &lt; $V_{OUT}$ &lt; $V_{DD}$ to 0 V</td>
</tr>
</tbody>
</table>
## DC Characteristics

\( T_a = 0 \) to 70 °C; \( V_{DD} = 5 \) V \( \pm \) 5 %, \( V_{SSA} = 0 \) V, \( V_{SSD} = 0 \) V (Forts.)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Test Condition</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input leakage current internal pull-down</td>
<td>( I_{LIPD} )</td>
<td>120</td>
<td>( \mu A )</td>
<td>( 0 ) V ( &lt; ) ( V_{IN} ) ( &lt; ) ( V_{DD} ) to ( 0 ) V</td>
<td>A0, A1, A3, A4, CP/BCL, X2</td>
</tr>
<tr>
<td>Absolute value of output pulse amplitude ((V_{SX2} - V_{SX1}))</td>
<td>( V_X )</td>
<td>2.03, 2.10, 2.31, 2.39</td>
<td>V</td>
<td>( R_L = 50 ) ( \Omega ) (^1) ( R_L = 400 ) ( \Omega ) (^1)</td>
<td>SX1,2</td>
</tr>
<tr>
<td>Transmitter output current</td>
<td>( I_X )</td>
<td>7.5, 13.4</td>
<td>mA</td>
<td>( R_L = 5.6 ) ( \Omega ) (^1)</td>
<td></td>
</tr>
<tr>
<td>Transmitter output impedance</td>
<td>( R_X )</td>
<td>10, 0</td>
<td>k( \Omega )</td>
<td>Inactive or during binary one during binary zero ( R_L = 50 ) ( \Omega )</td>
<td></td>
</tr>
<tr>
<td>Receiver output voltage</td>
<td>( V_{SR1} )</td>
<td>2.35, 2.6</td>
<td>V</td>
<td>( I_O &lt; 5 ) ( \mu A )</td>
<td>SR1,2</td>
</tr>
<tr>
<td>Receiver threshold voltage ( V_{SR2} - V_{SR1} )</td>
<td>( V_{TR} )</td>
<td>225, 375</td>
<td>mV</td>
<td>Dependent on peak level</td>
<td></td>
</tr>
</tbody>
</table>

**Note:** 1) Due to the transformer, the load resistance seen by the circuit is four times \( R_L \).

Capacitances

\( T_a = 25 \) °C, \( V_{DD} = 5 \) V \( \pm \) 5 %, \( V_{SSA} = 0 \) V, \( V_{SSD} = 0 \) V, \( f_c = 1 \) MHz, unmeasured pins grounded.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input capacitance I/O capacitance</td>
<td>( C_{IN} ), ( C_{IO} )</td>
<td>7, 7</td>
<td>pF, pF</td>
<td>All pins except SR1,2, XTAL1,2</td>
</tr>
<tr>
<td>Output capacitance against ( V_{SSA} )</td>
<td>( C_{OUT} )</td>
<td>10</td>
<td>pF</td>
<td>SX1,2</td>
</tr>
<tr>
<td>Input capacitance</td>
<td>( C_{IN} )</td>
<td>7</td>
<td>pF</td>
<td>SR1,2</td>
</tr>
<tr>
<td>Load capacitance</td>
<td>( C_L )</td>
<td>50</td>
<td>pF</td>
<td>XTAL1,2</td>
</tr>
</tbody>
</table>
Recommended Oscillator Circuits

Crystal Oscillator Mode

Driving from External Source

Crystal Specification

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency</td>
<td>( f )</td>
<td>7.680</td>
<td>MHz</td>
</tr>
<tr>
<td>Frequency calibration tolerance</td>
<td></td>
<td>max. 100</td>
<td>ppm</td>
</tr>
<tr>
<td>Load capacitance</td>
<td>( C_L )</td>
<td>max. 50</td>
<td>pF</td>
</tr>
<tr>
<td>Oscillator mode</td>
<td></td>
<td>fundamental</td>
<td></td>
</tr>
</tbody>
</table>

**Note:** The load capacitance \( C_L \) depends on the recommendation of the crystal specification. Typical values for \( C_L \) are 22 ... 33 pF.
XTAL1 Clock Characteristics (external oscillator input)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Limit Values</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>min.</td>
</tr>
<tr>
<td>Duty cycle</td>
<td>1:2</td>
</tr>
</tbody>
</table>

AC Characteristics

$T_A = 0$ to $70 \, ^\circ C$, $V_{DD} = 5 \, V \pm 5\%$

Inputs are driven to 2.4 V for a logical "1" and to 0.4 V for a logical "0". Timing measurements are made at 2.0 V for a logical "1" and 0.8 V for a logical "0". The AC testing input/output waveforms are shown in figure 87.

![Figure 87: Input/Output Waveform for AC Tests](ITS00621)
Microprocessor Interface Timing
Siemens/Intel Bus Mode

Figure 88
Microprocessor Read Cycle

Figure 89
Microprocessor Write Cycle

Figure 90
Multiplexed Address Timing
Figure 91
Non-Multiplexed Address Timing

Motorola Bus Mode

Figure 92
Microprocessor Read Timing

Figure 93
Microprocessor Write Cycle
Figure 94
Non-Multiplexed Address Timing

Microprocessor Interface Timing

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALE pulse width</td>
<td>$t_{AA}$</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>Address setup time to ALE</td>
<td>$t_{AL}$</td>
<td>15</td>
<td>ns</td>
</tr>
<tr>
<td>Address hold time from ALE</td>
<td>$t_{LA}$</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>Address latch setup time to WR, RD</td>
<td>$t_{ALS}$</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>Address setup time</td>
<td>$t_{AS}$</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>Address hold time</td>
<td>$t_{AH}$</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>ALE guard time</td>
<td>$t_{AD}$</td>
<td>15</td>
<td>ns</td>
</tr>
<tr>
<td>DS delay after RW setup</td>
<td>$t_{DSD}$</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>RD pulse width</td>
<td>$t_{RR}$</td>
<td>110</td>
<td>ns</td>
</tr>
<tr>
<td>Data output delay from RD</td>
<td>$t_{RD}$</td>
<td>110</td>
<td>ns</td>
</tr>
<tr>
<td>Data float from RD</td>
<td>$t_{DF}$</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>RD control interval</td>
<td>$t_{RI}$</td>
<td>70</td>
<td>ns</td>
</tr>
<tr>
<td>W pulse width</td>
<td>$t_{WW}$</td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>Data setup time to $\overline{W} \times \overline{CS}$</td>
<td>$t_{DW}$</td>
<td>35</td>
<td>ns</td>
</tr>
<tr>
<td>Data hold time from $\overline{W} \times \overline{CS}$</td>
<td>$t_{WD}$</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>W control interval</td>
<td>$t_{WI}$</td>
<td>70</td>
<td>ns</td>
</tr>
</tbody>
</table>
Serial Interface Timing

Figure 95
IOM® Timing (TE mode)
Figure 96
IOM® Timing (LT-S, LT-T, NT mode)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>IOM output data delay</td>
<td>$t_{IOD}$</td>
<td>20 140</td>
<td>ns</td>
<td>IOM-1 IOM-2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>20 100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOM input data setup</td>
<td>$t_{IIS}$</td>
<td>4 + $t_{WH}$</td>
<td>ns</td>
<td>IOM-1 IOM-2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOM input data hold</td>
<td>$t_{IIH}$</td>
<td>20</td>
<td>ns</td>
<td>IOM-1 IOM-2</td>
</tr>
<tr>
<td>FSC1/2 strobe delay</td>
<td>$t_{FSD}$</td>
<td>– 20 20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Strobe signal delay</td>
<td>$t_{DD}$</td>
<td>120</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Bit clock delay</td>
<td>$t_{BCD}$</td>
<td>– 20 20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Frame sync setup</td>
<td>$t_{FSS}$</td>
<td>50</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Frame sync hold</td>
<td>$t_{FSH}$</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Frame sync width</td>
<td>$t_{FSW}$</td>
<td>40</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>FSD delay</td>
<td>$t_{FDD}$</td>
<td>20 140</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
HDLC Mode (ADF2: IMS = 0, ADF1: TEM = 1, MODE: DIM2 – 0 = 101 – 111)

Figure 97
FSC1 (strobe) Characteristics

HDLC Mode Timing

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSC1 set-up time</td>
<td>$t_{FS1}$</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>FSC1 hold time</td>
<td>$t_{FH1}$</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>Output data from high impedance to active</td>
<td>$t_{OZD}$</td>
<td>80</td>
<td>ns</td>
</tr>
<tr>
<td>Output data from active to high impedance</td>
<td>$t_{ODZ}$</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>Output data delay from DCL</td>
<td>$t_{ODD}$</td>
<td>20 – 100</td>
<td>ns</td>
</tr>
<tr>
<td>Input data setup</td>
<td>$t_{IS}$</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>Input data hold</td>
<td>$t_{DH}$</td>
<td>30</td>
<td>ns</td>
</tr>
</tbody>
</table>
Serial Port A (SSI) Timing

Figure 98
SSI Timing (TE, timing mode 0)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCA clock delay</td>
<td>$t_{SCD}$</td>
<td>20</td>
<td>140</td>
</tr>
<tr>
<td>SSI data delay</td>
<td>$t_{SSD}$</td>
<td>20</td>
<td>140</td>
</tr>
<tr>
<td>SSI data setup</td>
<td>$t_{SSS}$</td>
<td>40</td>
<td></td>
</tr>
<tr>
<td>SSI data hold</td>
<td>$t_{SSH}$</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>FSC1/2 strobe delay</td>
<td>$t_{FSD}$</td>
<td>$-20$</td>
<td>20</td>
</tr>
</tbody>
</table>
SLD Timing

Figure 99
SLD Timing (TE mode)

Figure 100
SLD Timing (LT-S / LT-T mode)

SLD Timing

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>SLD data delay</td>
<td>$t_{SLD}$</td>
<td>20</td>
<td>140 ns</td>
</tr>
<tr>
<td>SLD data setup</td>
<td>$t_{SLS}$</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>SLD data hold</td>
<td>$t_{SLH}$</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>FSC1/2 strobe delay</td>
<td>$t_{FSD}$</td>
<td>– 20</td>
<td>20 ns</td>
</tr>
<tr>
<td>Frame sync setup</td>
<td>$t_{FSS}$</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>Frame sync hold</td>
<td>$t_{FSH}$</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>Frame sync width</td>
<td>$t_{FSW}$</td>
<td>40</td>
<td>ns</td>
</tr>
</tbody>
</table>
## Electrical Characteristics

### Clock Timing

The clocks in the different operating modes are summarized in **tables 25 – 27**, with the respective duty ratios.

**Table 25**

**ISAC®-S Clock Signals (IOM®-1 mode)**

<table>
<thead>
<tr>
<th>Application</th>
<th>M1</th>
<th>M0</th>
<th>DCLK</th>
<th>FSC1/2</th>
<th>CP</th>
<th>X1</th>
</tr>
</thead>
<tbody>
<tr>
<td>TE</td>
<td>0</td>
<td>0</td>
<td>o:512 kHz*</td>
<td>o:8 kHz*</td>
<td>o:1536 kHz*</td>
<td>o:3840 kHz*</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1:2</td>
<td>1:1</td>
<td>3:2</td>
<td>1:1</td>
</tr>
<tr>
<td>LT-T</td>
<td>0</td>
<td>1</td>
<td>i:512 kHz</td>
<td>i:8 kHz</td>
<td></td>
<td>o:512 kHz*</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1:2</td>
</tr>
<tr>
<td>LT-S</td>
<td>1</td>
<td>0</td>
<td>i:512 kHz</td>
<td>i:8 kHz</td>
<td></td>
<td>–</td>
</tr>
<tr>
<td>NT</td>
<td>1</td>
<td>1</td>
<td>i:512 kHz</td>
<td>i:8 kHz</td>
<td></td>
<td>–</td>
</tr>
</tbody>
</table>

**Table 26**

**ISAC®-S Clock Signals (IOM®-2 mode)**

<table>
<thead>
<tr>
<th>Application</th>
<th>M1</th>
<th>M0</th>
<th>DCLK</th>
<th>FSC1</th>
<th>FSC2</th>
<th>CP/BCL</th>
<th>X1</th>
<th>SDS1/2</th>
</tr>
</thead>
<tbody>
<tr>
<td>TE</td>
<td>0</td>
<td>0</td>
<td>o:1536 kHz*</td>
<td>o:8 kHz*</td>
<td></td>
<td></td>
<td>o:768 kHz*</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3:2</td>
<td>1:2</td>
<td></td>
<td></td>
<td>1:1</td>
<td>o:8 kHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1:11</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2:10</td>
</tr>
<tr>
<td>LT-T</td>
<td>0</td>
<td>1</td>
<td>i:4096 kHz</td>
<td>i:8 kHz</td>
<td>i:8 kHz</td>
<td>o:512 kHz*</td>
<td>–</td>
<td>o:8 kHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1:2</td>
<td></td>
<td>1:11</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2:10</td>
</tr>
<tr>
<td>LT-S</td>
<td>1</td>
<td>0</td>
<td>i:4096 kHz</td>
<td>i:8 kHz</td>
<td>i:8 kHz</td>
<td>–</td>
<td>o:7680 kHz</td>
<td>o:8 kHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1:1</td>
<td>1:11</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2:10</td>
</tr>
<tr>
<td>NT</td>
<td>1</td>
<td>1</td>
<td>i:512 kHz</td>
<td>i:8 kHz</td>
<td>i:8 kHz</td>
<td>–</td>
<td>–</td>
<td>o:8 kHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1:11</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2:10</td>
</tr>
</tbody>
</table>

*) Synchronous to receive "S" line
The 1536-kHz clock (TE mode) and the 512-kHz clock (LT-T mode) are phase-locked to the receive S signal, and derived using the internal DPLL and the 7.68 MHz ± 100 ppm crystal.

A phase tracking with respect to "S" is performed once in 250 µs. As a consequence of this DPLL tracking, the "high" state of the 1536-kHz clock may be either reduced or extended by one 7.68-MHz period (duty ratio 2:2 or 4:2 instead of 3:2) once every 250 µs. Since the other signals are derived from this clock (TE mode), the "high" or "low" states may likewise be reduced or extended by the same amount once every 250 µs.

The phase relationships of the clocks are shown in figure 101.

---

**Figure 101**

Phase Relationships of ISAC®-S Clock Signals

The timing relationships between the clocks are specified in figure 98 and table 28.
Figure 102
Timing Relationships between ISAC®-S Clock Signals
Table 27

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit clock delay</td>
<td>( t_{BCD} )</td>
<td>(-20)</td>
<td>20</td>
<td>ns</td>
</tr>
<tr>
<td>SDS1/2 delay from DCL</td>
<td>( t_{SDD} )</td>
<td>120</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>SDS1/2 delay from BCL</td>
<td>( t_{SBd} )</td>
<td>120</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>DCL delay from CP</td>
<td>( t_{DCD} )</td>
<td>0</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>FSC1/2 delay from CP</td>
<td>( t_{FCP} )</td>
<td>0</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>FSC1/2 delay from DCL</td>
<td>( t_{FSD} )</td>
<td>(-20)</td>
<td>20</td>
<td>ns</td>
</tr>
</tbody>
</table>

Tables 29 to 33 give the timing characteristics of the clocks.

![Figure 103](https://example.com/figure103.png)

**Figure 103**

**Definition of Clock Period and Width**

Table 28

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>(TE) 512 kHz</td>
<td>( t_{PO} )</td>
<td>1822</td>
<td>1953</td>
<td>2084</td>
</tr>
<tr>
<td>(TE) 512 kHz 1:2</td>
<td>( t_{WHO} )</td>
<td>470</td>
<td>651</td>
<td>832</td>
</tr>
<tr>
<td>(TE) 512 kHz 1:2</td>
<td>( t_{WLO} )</td>
<td>1121</td>
<td>1302</td>
<td>1483</td>
</tr>
<tr>
<td>(NT, LT-S, LT-T)</td>
<td>( t_{PI} )</td>
<td>1853</td>
<td></td>
<td>2053</td>
</tr>
<tr>
<td>(NT, LT-S, LT-T)</td>
<td>( t_{WHI} )</td>
<td>200</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>(NT, LT-S, LT-T)</td>
<td>( t_{WLI} )</td>
<td>200</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
Table 29
DCL Clock Characteristics (IOM®-2)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>min.</td>
<td>typ.</td>
<td>max.</td>
</tr>
<tr>
<td>(TE) 1536 kHz</td>
<td>$t_{PO}$</td>
<td>520</td>
<td>651</td>
<td>782</td>
</tr>
<tr>
<td></td>
<td>$t_{WHO}$</td>
<td>240</td>
<td>391</td>
<td>541</td>
</tr>
<tr>
<td></td>
<td>$t_{WLO}$</td>
<td>240</td>
<td>260</td>
<td>281</td>
</tr>
<tr>
<td>(LT-S, LT-T) 4096 kHz</td>
<td>$t_{PI}$</td>
<td>240</td>
<td>244</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$t_{WHI}$</td>
<td>100</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$t_{WLI}$</td>
<td>100</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note:** For NT characteristics, see IOM-1 case.

Table 30
CP Clock Characteristics (IOM®-1 TE mode)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>min.</td>
<td>typ.</td>
<td>max.</td>
</tr>
<tr>
<td>(TE) 1536 kHz</td>
<td>$t_{PO}$</td>
<td>520</td>
<td>651</td>
<td>782</td>
</tr>
<tr>
<td></td>
<td>$t_{WHO}$</td>
<td>240</td>
<td>391</td>
<td>541</td>
</tr>
<tr>
<td></td>
<td>$t_{WLO}$</td>
<td>240</td>
<td>260</td>
<td>281</td>
</tr>
</tbody>
</table>

Table 31
CP Clock Characteristics (LT-T mode)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>min.</td>
<td>typ.</td>
<td>max.</td>
</tr>
<tr>
<td>(LT-T) 512 kHz</td>
<td>$t_{PO}$</td>
<td>1822</td>
<td>1953</td>
<td>2084</td>
</tr>
<tr>
<td></td>
<td>$t_{WHO}$</td>
<td>470</td>
<td>651</td>
<td>832</td>
</tr>
<tr>
<td></td>
<td>$t_{WLO}$</td>
<td>1121</td>
<td>1302</td>
<td>1483</td>
</tr>
</tbody>
</table>

Table 32
X1 Clock Characteristics (TE mode)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>min.</td>
<td>typ.</td>
<td>max.</td>
</tr>
<tr>
<td>(TE) 3840 kHz</td>
<td>$t_{PO}$</td>
<td>– 100 ppm</td>
<td>260</td>
<td>100 ppm</td>
</tr>
<tr>
<td></td>
<td>$t_{WHO}$</td>
<td>120</td>
<td>130</td>
<td>140</td>
</tr>
<tr>
<td></td>
<td>$t_{WLO}$</td>
<td>120</td>
<td>130</td>
<td>140</td>
</tr>
</tbody>
</table>
Jitter

In TE mode, the timing extraction jitter of the ISAC-S conforms to CCITT Recommendation I.430 (−7% to +7% of the S-interface bit period).

In the NT and LT-S applications, the clock input DCL is used as reference clock to provide the 192-kHz clock for the S-line interface. In the case of a plesiochronous 7.68-MHz clock generated by an oscillator, the clock DCL should have a jitter less than 100 ns peak-to-peak. (In the case of a zero input jitter on DCL the ISAC-S generates at most 130 ns "self-jitter" on the S interface.)

In the case of a synchronous 7.68-MHz clock (input XTAL1), the ISAC-S transfers the input jitter of XTAL1, DCL and FSC1 to the S interface. The maximum jitter of the NT/LT-S output is limited to 260 ns peak-to-peak (CCITT I.430).

Description of the Transmit PLL (XPLL) of the ISAC®-S

Function of the XPLL

The XPLL generates a 1.536-MHz clock synchronized to the DCL 512-kHz clock by modification of the counter's divider ratio. The 1.536-MHz clock is then divided to 192 kHz and 512 kHz. The 512 kHz is used as the looped back clock and compared to the 512-kHz DCL in the phase detector. A four bit up/down counter integrates the phase information to prevent tracking steps in presence of high frequency input jitter (see figure 99).

Jitter considerations in case of a synchronous 7.68-MHz clock

After the XPLL has locked once, no more tracking steps are performed because there is a fixed divider ratio of 15 between 7.68 MHz and DCL. Therefore the input jitter at DCL and 7.68 MHz is transferred transparently to the S/T interface (192 kHz).

Jitter considerations in case of a plesiochronous 7.68-MHz clock (crystal)

Each tracking step of the XPLL produces an output jitter of 130 ns pp. In case of non-zero input jitter at DCL, this input jitter is increased by 130 ns pp. However, if the input jitter frequency is high enough (in the range of 25 kHz and higher) the four bit up/dn counter works as a loop filter and thus the XPLL attenuates the input jitter to zero.

---

1) fixed divider ratio between XTAL1 and DCL
That means that the output jitter will not exceed 130 ns pp. In the intermediate range of jitter frequency, the degree of jitter attenuation lies between zero and the maximum (see figure 105).

---

**Figure 104**
Block Diagram of XPLL

---

**Figure 105**
Jitter Transfer Curve of XPLL
Description of the receive PLL (RPLL) of the ISAC-S

The receive PLL performs phase tracking each 250 µs after detecting the phase between the F/L transition of the receive signal and the recovered clock. Phase adjustment is done by adding or subtracting 130 ns to or from a 1.536-MHz clock cycle. The 1.536-MHz clock is then used to generate any other clock synchronized to the line.

During (re)synchronization an internal reset condition may effect the 1.536-MHz and 512-kHz clocks to have high or low times as short as 130 ns. After the S/T interface frame has achieved the synchronized state (after three consecutive valid pairs of code violations) the FSC output in TE mode is set to a specific phase relationship, thus causing once an irregular FSC timing.

Reset

Table 34
Reset Signal Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Length of active high state</td>
<td>t_{RST}</td>
<td>4 ms</td>
<td></td>
<td>Power on/Power Down to Power Up (Standby)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 × DCL clock cycles</td>
<td></td>
<td>During Power Up (Standby)</td>
</tr>
</tbody>
</table>

Figure 106
Timing Characteristics of PEB 2086 Specific Functions

External Trigger for the S-Frame Synchronization (LT-S, NT-mode)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frame sync setup</td>
<td>$t_{FSS}$</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>Frame sync hold</td>
<td>$t_{FSH}$</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>Frame sync width</td>
<td>$t_{FSW}$</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>M-bit input setup</td>
<td>$t_{MIS}$</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>M-bit input hold</td>
<td>$t_{MIH}$</td>
<td>30</td>
<td>ns</td>
</tr>
</tbody>
</table>

Figure 107
External Trigger for the S-Frame Synchronization
Multiframe Synchronization Output (TE-mode)

Figure 108
Multiframe Synchronization Output

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSC 1/2 strobe delay</td>
<td>$t_{FSD}$</td>
<td>– 20</td>
<td>20 ns</td>
</tr>
<tr>
<td>M-bit width</td>
<td>$t_{WD}$</td>
<td>80</td>
<td>µs</td>
</tr>
<tr>
<td>M-bit delay to DCL</td>
<td>$t_{MD}$</td>
<td>150</td>
<td>ns</td>
</tr>
</tbody>
</table>
Frame Relationship and Multiframe Synchronization in LT-S, NT-Mode

Please see chapter 2.3.1 for differences between Timing Mode 0 and Timing Mode 1.

**Timing Mode 0**

The timing relationship between the IOM-interface and the S/T-interface in IOM-1 timing mode 0 is shown in **figure 109**.

![Figure 109](image)

**Figure 109**

Frame Relationship in Timing Mode 0

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>S-interface to FSC-delay</td>
<td>$t_{SFD}$</td>
<td>16 $\mu$s ± 300 ns$^{1)}$ ± 130 ns (jitter)</td>
</tr>
</tbody>
</table>

$^{1)}$ Internal delays are dependent on temperature, $V_{DD}$ and fabrication parameters.
Timing Mode 1

In timing mode 1, CP(i) and X2(i) occur $1/8 \times 125 \mu s$ earlier together with FSC 1.

Figure 110
Frame Relationship in Timing Mode 1

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>S-interface to FSC-delay</td>
<td>$f_{\text{SFD}}$</td>
<td>$16 \mu s \pm 300 \text{ ns}^{1)} \pm 130 \text{ ns (jitter)}$</td>
</tr>
</tbody>
</table>

1) Internal delays are dependent on temperature, $V_{\text{DD}}$ and fabrication parameters.
Frame Relationship in TE-Mode

The relationship between the S/T-interface and the IOM-interface in TE IOM-1 mode is shown in figure 111. The pin X2 provides the M-bit during bits 0 through 23 and 26 through 31 of an IOM-frame. It is recommended to sample the state of the M-bit with the falling edge of FSC 1. At bit positions 24 and 25, the D-ECHO-bits appear according to the PEB 2085 functionality.

![Frame Relationship in TE-Mode](image)

**Figure 111**
Frame Relationship in TE-Mode

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>S-interface to IOM-delay</td>
<td>$t_{SID}$</td>
<td>$121 , \mu s \pm 300 , ns^{1)} \pm 260 , ns$ (jitter)</td>
</tr>
<tr>
<td>IOM-interface to S-delay</td>
<td>$t_{ISD}$</td>
<td>$4 , \mu s \pm 300 , ns^{1)} \pm 260 , ns$ (jitter)</td>
</tr>
</tbody>
</table>

1) Internal delays are dependent on temperature, $V_{DD}$ and fabrication parameters. The values may be reduced after evaluation.
6 ISAC®-S Low Level Controller

The following paragraphs outline the functionality and structure of a software driver example for the ISAC-S. This example is based on the Siemens Low Level Controllers (LLC’s) for Basic Access IC which are available in C source code. The ISAC-S software driver will be also referred to as LLC or ISAC-S LLC.

It should be noted that the ISAC-S LLC does not access the complete palette of device functions but rather a subset of them. For example not all message transfer modes are supported. Please refer to paragraph 'Architecture and Functions' for a more detailed description.

The ISAC-S LLC presented here has been successfully tested in the Siemens ISDN PC development system. Correct operation with a higher layer software has been verified by using the Siemens ISDN Software Development and Evaluation System (SIDES) and the Siemens ISDN Operational Software (IOS).

6.1 Architecture and Functions

The ISAC-S LLC may be divided into two major parts, one for Layer 1 control, the ‘SBC part’ and one for directing the HDLC controller operations, the ‘ICC part’. The naming conventions ‘SBC part’ and ‘ICC part’ have been introduced because the Low Level Controllers (LLC’s) for Basic Access ICs use the same code to control either an ISAC-S or and ICC - SBC(X) combination.

The ISAC-S LLC consists of driver functions and interrupt server. The driver functions are implemented as a set of C functions which are responsible for interpreting hardware related commands from the higher layers and carrying out the appropriate actions at the hardware level. Driven by hardware interrupts, the interrupt server analyses the hardware event and informs the higher software layers of that event.

It should be noted that this implementation has attempted to remove as many protocol specific functions as possible from the LLC and to locate them instead in the higher layer protocol itself. This has the advantage of making the LLC more general and less likely to be in need of reprogramming for different protocols.
The ISAC-S LLC supports following standard functions:
- Initialization of the SBC (layer 1) part.
- Activation of layer 1.
- Deactivation of layer 1.
- HDLC controller initialization.

The following HDLC controller message transfer modes are supported:
- automode: full two byte address compare, LAPD support.
- non-automode: full two byte address compare.
- transparent mode 3: high byte address compare; called 'TRANSPARENT' mode in the LLC.
- transparent mode 2: no address compare; called 'EXTENDED TRANSPARENT' mode in the LLC.

HDLC framing with two byte address field is assumed.
- HDLC frame transmission.
- Programming of TEI and SAPI values.
- HDLC transceiver control.
- Interrupt handling.
- Local test loop switching.
- B-Channel switching in IOM-1 configurations.

TE configurations in IOM-1 / IOM-2 mode and NT-S configurations (IOM-1 only) are supported.

In addition to the ISAC-S standard functions supporting the ISDN basic access, the ISAC-S contains optional, terminal specific functions. These terminal specific functions (watchdog and external awake) are not supported by this LLC.

### 6.2 Summary of LLC Functions

#### 6.2.1 Layer 1 Related Functions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>ActL1_SBC</td>
<td>Layer-1 activation.</td>
</tr>
<tr>
<td>DeaL1_SBD</td>
<td>Layer 1 deactivation.</td>
</tr>
<tr>
<td>ArL1_SBC</td>
<td>Activation of a local loop.</td>
</tr>
<tr>
<td>EnaClk_SBC</td>
<td>Enable clocking in power down mode.</td>
</tr>
<tr>
<td>InitL1_SBC</td>
<td>Layer-1 initialization and reset.</td>
</tr>
<tr>
<td>ResL1_SBC</td>
<td>Layer-1 reset.</td>
</tr>
<tr>
<td>IntL1_SBC</td>
<td>Handling of CISQ interrupts.</td>
</tr>
</tbody>
</table>

The layer 1 related functions call DECODE_L1_STATUS to report a L1 status change to a higher layer software.

#### 6.2.2 HDLC Controller Related Functions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>InitLay2_ICC</td>
<td>HDLC controller initialization.</td>
</tr>
<tr>
<td>Loop_ICC</td>
<td>Testloop activation at the serial outputs of the IOM interface.</td>
</tr>
<tr>
<td>ResetHDLICCC</td>
<td>HDLC transceiver reset.</td>
</tr>
<tr>
<td>RecReady_ICC</td>
<td>Setting the HDLC receiver ready or not ready.</td>
</tr>
<tr>
<td>SendFrame_ICC</td>
<td>HDLC frame transmission.</td>
</tr>
<tr>
<td>StoreSAPI_ICC</td>
<td>SAPI programming.</td>
</tr>
<tr>
<td>StoreTEI_ICC</td>
<td>TEI programming.</td>
</tr>
<tr>
<td>SwitchB_ICC</td>
<td>B-channel switching to SSI or SLD interface in IOM1 configurations.</td>
</tr>
<tr>
<td>Int_ICC</td>
<td>Handling of XPR, RSC, TIN and EXI interrupts.</td>
</tr>
<tr>
<td>Rx_ICC</td>
<td>Handling of RPF and RME interrupts.</td>
</tr>
</tbody>
</table>
6.2.3 External Functions

The LLC program listing shows some references to external functions (indicated by a 'IMPORT' declaration). These functions are used by the LLC but are not part of it. These external functions must be provided by the operating system or a higher layer protocol software.

MMU_req ()

By calling MMU_req the ISAC-S LLC requests memory for the temporary storage of a received data frame. The memory management unit (MMU) of the operating system has to provide a memory buffer of the required size (max. 260 bytes).

MMU_free ()

MMU_free is the counterpart to MMU_req. The operating system can release a previously allocated memory buffer.

STRING_IN () and STRING_OUT ()

STRING_IN and STRING_OUT are assembler written functions for fast input and output of data frames from/to the ISAC-S FIFO.

ENTERNOINT () and LEAVENOINT ()

ENTERNOINT and LEAVENOINT are called to disable and enable all system interrupts in time critical sections.

Decode_S_Frame_BASIC ()

Decode_S_Frame_BASIC is called by the LLC interrupt server to transfer a received HDLC S frame to a higher layer protocol software.

Following information is passed to Decode_S_Frame_BASIC:

'pei': 1 byte value identifying the performed address recognition. The bits 0, 1 and 2 of 'pei' represent the bits TA, SA0 and SA1 of the ISAC-S' RSTA register.

'sapi': 1 byte value representing the received HDLC SAPI address byte. Bit 1 of 'sapi' is the C/R bit value (RSTA:CR). The most significant 6 bits of 'sapi' are 0 in auto-mode, non-auto-mode and transparent mode.

'tei': 1 byte value representing the received HDLC TEI address byte. 'tei' is 0 in auto-mode and non-auto-mode.

'ctrl': 2 byte value representing the contents of the received HDLC control field.

'frame_status': 1 byte value

= 0 × 00: frame is valid.
= 0 × 80: frame is mutilated (last byte of two byte control field missing).
= 0 × 82: frame is too long. S-frame with I-field.

'M128': 1 byte value. 0 in modulo 8 operating mode (1 byte control field), 1 in modulo 128 operating mode (2 byte control field). For correct decoding of 'ctrl' above.
Decode_U_Frame_BASIC ()

Decode_U_Frame_BASIC is called by the LLC interrupt server to transfer a received HDLC U frame to a higher layer protocol software.

Following information is passed to Decode_U_Frame_BASIC:
- 'pei': (refer to Decode_S_Frame).
- 'sapi': (refer to Decode_S_Frame).
- 'tei': (refer to Decode_S_Frame).
- 'ctrl': 1 byte value representing the contents of the received HDLC control field.

PassLongFrame_BASIC ()

PassLongFrame_BASIC is called by the LLC interrupt server to transfer received HDLC I and UI frames to a higher layer protocol software.

The LLC passes a pointer to a structure (FRAME_PASS) containing information about the received frame to PassLongFrame_BASIC. Please refer to the following paragraph for a description of this structure.
6.3 LLC Code Elements

6.3.1 Structures

The Structure 'PEITAB'

As the various routines in the LLC require facilities to store information about the device they control, information structures have been introduced. One of these structures is named PEITAB. A variable of type PEITAB contains all relevant information about the HDLC controller and L1 part. The LLC uses the external function GetPEITAB_BASIC to get a pointer to the corresponding PEITAB variable. The following section deals with the important elements of PEITAB.

Status Information

- **pt_op_mode**: operating mode of the ISAC-S HDLC controller (auto-mode, non-auto-mode...)
- **pt_state**: Flags of 'pt_state' indicate the various device states.
- **pt_ModulMode**: hardware configuration (TE or NT-S)

I/O buffer related elements

These elements are used when the HDLC data is transmitted or received. In both the transmit and receive directions additional RAM is required to store data on an intermediate basis. This buffer will be referred to as the data frame. Related information is stored in the following elements:

Transmit buffer pointers

- **pt_tx_start**: pointer to the starting point of the data frame for transmission
- **pt_tx_curr**: pointer to the present byte to be sent

Receive buffer pointers

- **pt_rx_start**: pointer to the starting point of the receive data frame.
- **pt_rx_curr**: pointer to the next free position in the receive buffer.

Data byte counters

- **pt_tx_cnt**: number of bytes yet to be transmitted
- **pt_rx_cnt**: number of bytes currently received

The following elements are used to store the type of frame:

- **pt_rx_frame**: type of received frame.
- **pt_tx_frame**: type of transmitted frame.

Register addresses are contained in those structure elements which have the prefix pt_r followed by the register mnemonic. For example pt_r_fifo contains the address of the ISAC-S XFIFO/RFIFO, pt_r_mode the address of the ISAC-S MODE register, etc.
The Structure 'FRAME_PASS'

The variable 'fp' of the type FRAME_PASS is used when the LLC interrupt server has received a valid HDLC I or UI frame. A pointer to 'fp' is passed to PassLongFrame_BASIC. FRAME_PASS contains all information about the received HDLC frame. Following elements are used:

- **mmu_buff**: Start of MMU buffer which is used for the temporary storage of that HDLC frame.
- **start_of_i_data**: Start of the I data field in this MMU buffer.
- **i_data_cnt**: Number of bytes in the I data field.
- **Two_byte_cf**: 0 for a one byte HDLC control field, 1 for a two byte HDLC control field.
- **ctrl_field**: HDLC control field.
- **pei**: 1 byte value identifying the performed address recognition. The bits 0, 1 and 2 of 'pei' represent the bits TA, SA0 and SA1 of the ISAC-S’ RSTA register.
- **frame**: Type of HDLC frame; 0 = I-frame, 1 = UI-frame.
- **sapi**: Received HDLC SAPI address byte. Bit 1 of 'sapi' is the C/R bit value (RSTA:CR). The most significant 6 bits of 'sapi' are 0 in auto-mode, non-auto-mode and transparent mode.
- **tei**: Received HDLC TEI address byte. 'tei' is 0 in auto-mode and non-auto mode.

6.3.2 Definitions and Naming Conventions

All expressions in capital letters are definitions contained in the include files def.h, conf.h and basic.h. These include files are not part of the following C source listing. ISAC-S LLC specific definitions are explained in the following paragraphs.

Public functions are declared with an EXPORT (only for better readability). External functions are imported using an IMPORT which is the redefinition of C's 'extern'. Any function which is only used locally is declared with a LOCAL (= 'static').

6.3.2.1 Type Definitions

For reference here is a list of the type definitions used in the LLC’s.

<table>
<thead>
<tr>
<th>type definitions</th>
<th>meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>BYTE</td>
<td>one byte value</td>
</tr>
<tr>
<td>WORD</td>
<td>word = two byte value</td>
</tr>
<tr>
<td>FPTR</td>
<td>far pointer to BYTE</td>
</tr>
</tbody>
</table>
6.3.2.2 Macro Definitions

Error conditions and other states of the ISAC-S must be reported to higher layers. This reporting is realized by a few macros which are executed when such conditions are detected. These macros can be mapped to any form of message a higher layer software requires. Any kind of immediately necessary actions may be defined in those macros as well. By using such constructs the code can be kept compact and clearly readable.

Layer 1 Related Status Message

DECODE_L1_STATUS for L1 status (IC channel indication) decoding.

HDLC Controller Related Status and Error Messages

CRC_ERROR CRC error.
MISSING_ACKNOWLEDGE A 'Missing HDLC I-frame acknowledge' is generated when an acknowledge message for a previously sent I-frame is outstanding and the HDLC message transfer mode is changed from auto-mode to non-auto-mode. An outstanding acknowledge is indicated by the ISAC-S in register STAR2 ('timer recovery status' and 'waiting for acknowledge' bits).

MMU_ERROR No memory available to store incoming frame.
N201_ERROR N201 error, HDLC frame is too long.
PEER_REC_READY Peer receiver ready.
PEER_REC_BUSY Peer receive busy.
PROTOCOL_ERROR Protocol error (PCE interrupt).
REC_FRAME_OVERFLOW Receive frame overflow.
REC_DATA_OVERFLOW Receive data overflow (RDO interrupt).
REC_ABORTED Receive aborted (RAB interrupt).
TX_ACKNOWLEDGE Transmit frame acknowledge.
TIN_ERROR TIN interrupt, status enquiry.
TX_DATA_UNDERRUN Transmit data underrun (XDU interrupt).
XMR_ERROR Transmit message repeat indication (XMR interrupt).

Following macros are used when a 'timer recovery status' (register STAR2, bit TREC) is recognized.

ENABLE_TREC_STATUS_CHECK enable 'timer recovery status' check procedure.
DISABLE_TREC_STATUS_CHECK disable 'timer recovery status' check procedure.
6.3.2.3 Register Bit Definitions

To facilitate reading and debugging of the code, the bits of many registers are defined as follows:

The definitions

```c
#define ISTA_RME (BYTE)0x80
#define ISTA_RPF (BYTE)0x40
#define ISTA_RSC (BYTE)0x20
#define ISTA_XPR (BYTE)0x10
#define ISTA_TIN (BYTE)0x08
#define ISTA_CIC (BYTE)0x04
#define ISTA_SIN (BYTE)0x02
#define ISTA_EXI (BYTE)0x01
```

specify the bits of the ISAC-S interrupt status register (ISTA).

6.4 Interrupts

Int_ICC is to be called in the case of ISAC-S interrupts. The following interrupts are handled directly in Int_ICC:

- 'Transmit pool ready' interrupt (ISTA:XPR)
- 'Timer' interrupt (ISTA:TIN).
- 'Receive Status Change' interrupt (ISTA:RSC).
- 'Extended' interrupt (ISTA:EXI).

The 'Receive Pool Full' (ISTA:RPF) and 'Receive Message End' (ISTA:RME) interrupts are handled by function RX_ICC. The 'CI or SQ channel change' interrupt (ISTA:CIC) is handled by IntL1_SBC.

Please note that the following interrupts are not handled by the interrupt service routine described here:

- ISTA:SIN (synchronous transfer interrupt)
- EXIR:SOV (synchronous transfer overflow)
- EXIR:MOS (monitor status) is handled by external functions which are not part of this description.
- EXIR:SAW (subscriber awake)
- EXIR:WOV (watchdog timer overflow)
6.5 LLC Routine Reference

6.5.1 ISAC®-S Layer-1 Functions: The SBC Part

ActL1_SBC ()
Initiates layer-1 activation. The appropriate CI code (activate request) is written to the CI channel if the layer 1 is not already activated. ActL1_SBC then returns with ACK_DONE. The subsequent status changes of the SBC will cause CI channel status change (CISQ) interrupts and these will be evaluated in the layer-1 interrupt service routine IntL1_SBC.

If the layer 1 is already activated nothing is carried out but ActL1_SBC calls DECODE_L1_STATUS to report the activated state.

DeaL1_SBC ()
Initiates layer 1 deactivation. The appropriate CI code is written to the CI channel if the layer 1 is not already deactivated. The subsequent layer 1 status changes cause CI channel status change (CISQ) interrupts and these will be evaluated in the layer 1 interrupt service routine IntL1_SBC.

If the layer 1 is already deactivated nothing is carried out but DeaL1_SBC calls DECODE_L1_STATUS to report the deactivated state.

ArL1_SBC ()
Activates a local loop in the SBC. The appropriate CI code (activate request loop) is written to the SBC. ArL1_SBC returns with ACK_DONE. The subsequent status changes of the SBC will generate CISQ interrupts and these will be evaluated and reported in the layer-1 interrupt service routine IntL1_SBC.

EnaClk_SBC ()
EnaClk_SBC enables clocking in TE configurations when the layer 1 is in power down state. If first tests if clocks are actually there. If there are clocks the function returns with FALSE. If there are no clocks (power down state) the power-up procedure is implemented. The SPU bit in register SPCR is set. The TIM code is written to the CI channel. EnaClk_SBC waits until the power up state (PU) is indicated before the SPU bit is reset to 0. The routine then returns with TRUE.

InitL1_SBC ()
Initializes and resets the layer-1 controller (ResL1_SBC). Timing mode 0 is set and the TIC bus address is also programmed.
ResL1_SBC ()
This routine resets the layer 1 part of an ISAC-S. It also checks that the layer 1 part is operating correctly.

Reset procedure:
A software reset command (RS) is sent to the layer 1 part via the IOM CI0 channel. ResL1_SBC waits for the expected new state (EI) if no timeout condition occurs and issues a release command (DIU).

If the new state (EI) is not observed the ISAC-S layer 1 part will be deemed to be defective.

IntL1_SBC () Interrupt Handler
Handles the CISQ interrupts which indicate changes in the layer 1 status. The final confirmation of deactivation is carried out here. The actual layer 1 state is evaluated by reading register CIR0. The following is then carried out:

If the CI channel indication is 'pending deactivation' state (DR), DIU is sent to deactivate the layer 1.

If the indication is an 'activation indication' (AI) the activation must be confirmed from the TE side. IntL1_SBC does it automatically by writing an 'activation request' (AR). In this way this requirement of the ISAC-S is transparent to the higher protocol layers.

After every CI channel status change interrupt (CISQ) DECODE_L1_STATUS is called to report the current layer-1 state.

6.5.2 ISAC®-S HDLC Controller Related Functions: The ICC Part

InitPeitab_ICC ()
Initializes the local variable 'pt'. InitPeitab_ICC is to be called once during the system initialization phase.

InitLay2_ICC ()
Initializes the HDLC controller. The function arguments allow the selection of the HDLC controller message transfer mode (auto-mode, non-auto-mode, ...), one or two byte HDCL control field operation (modulo 8 or 128) and the setting of the ISAC-S internal hardware timer.

After InitLay2_ICC is called the TEI values for a Broadcast Link are programmed (TEI = FF hex). The HDLC controller is not reset.

StoreTEI_ICC ()
StoreTEI_ICC is used to program a TEI value in register TEI1 or TEI2 depending on the function argument value.
StoreSAPI_ICC ()
StoreSAPI_ICC is used to program a SAPI value in register SAP1 or SAP2 depending on the function argument value.

RecReady_ICC ()
Sets HDLC receiver ready or not ready depending on the function argument value.

ResetHDLC_ICC ()
ResetHDLC_ICC resets the HDLC controller. Status flags of the local variable 'pt' indicating any on-going data transmissions or receptions are reset and memory buffers are released.

SendFrame_ICC ()
SendFrame_ICC initiates the transmission of HDLC frames (S, U, I, UI frames).
A frame can not be sent if the transmit path is still in use, i.e. if the previous transmission is not finished, if the timer recovery state is indicated (only for I frames) or if the XFIFO is blocked (STAR:XFW bit).
If the transmission is begun the interrupt handler (Int_ICC) will handle subsequent tasks, for example shifting remaining data bytes into the XFIFO or calling the MMU to release the memory buffer.

Loop_ICC ()
Switches testloop at the IOM interface on or off, i.e. connects internally the data upstream and data downstream lines. This is achieved through setting/resetting the TLP bit in register SPCR. If the layer-1 part does not deliver clocks while in the deactivated state the clocks will be enabled when the loop is switched on by means of EnableClk_BASIC. In the Siemens Low Level Controllers for BASIC access ICs EnableClk_BASIC is a function pointer which addresses EnaClk_SBC if an ISAC-S or SBC(X) is used. When the loop is switched off the layer 1 part will return to its normal deactivated state.

SwitchB_ICC ()
Switches the B-channels in IOM1 configurations to the SSI or SLD interface or back to network. Register SPCR is used.
Int_ICC () Interrupt Handler
Evaluates and handles the ISAC-S interrupts.

Interrupt service procedure:

The bits of the interrupt status register ISTA are scanned. XPR, TIN, RSC, and EXI interrupts are handled directly by Int_ICC. For RPF and RME interrupts the function RX_ICC is called, for CISQ interrupts IntL1_SBC is called. The interrupt related actions performed are:

- XPR (transmit pool ready) interrupt, but no TIN and no PCE (EXIR:PCE) interrupt:
  a) HDLC controller reset was given previously.
  b) last transmission is finished. The XFIFO will be loaded if there are more bytes to be sent. If not, a 'transmit frame acknowledge' can be generated (if depends on the message transfer mode and some other conditions).

- TIN interrupt:
  The HDLC controller's internal timer has expired (in auto-mode only).

- RSC (receiver status change of remote station) interrupt:
  A status change of the remote station's receiver has been detected. This is reported to the higher layers.

- EXI (extended) interrupt:
  One of the six non-critical interrupts has been generated. The exact cause is read from register EXIR and reported to the higher layers.

RX_ICC () Interrupt Handler
Handles the receive pool full and receive message end (RPF and RME) interrupts if TIN and PCE (EXIR:PCE) interrupt are not indicated. Received frames are handed over to the higher software levels. Errors detected during the frame reception are reported to the higher layers.

RPF interrupt: 32 data bytes are in the RFIFO. The end of the received frame is yet to be received and the message is not complete.

RME interrupt: The receive message is complete. The RFIFO contains the last bytes of a frame greater than 32 bytes long or a complete frame. In the case of a long frame the beginning of this frame will already have been received using the RPF interrupt. Address and control field information is examined, the type of frame (HDLC U, UI, I or S-frame) is determined and the validity of the frame is checked. Finally the frame or an error condition message is sent to the higher layers.

Check_TREC_status_ICC ()
Check_TREC_status_ICC () is called periodically by the operating system, if 'timer recovery status' (STAR2:TREC) was detected during a previous XPR interrupt handling. A 'transmit frame acknowledge' for an HDLC I-frame is generated if the TREC status is left and no timer interrupt (ISTA:TIN) is indicated.
6.6  Listing of Driver Routines

/***************************************************************************/
/*                                                                         */
/*    SIEMENS ISDN-Userboard (c) 1987-1993                                 */
/*    ======================                                               */
/*                                                                         */
/*    Firmware:   driver functions for ICC/ISAC-S/ISAC-P                   */
/*    File    :   icc.c                                                    */
/*                                                                         */
/***************************************************************************/

/* Include Files                                                        */
/* =============                                                        */
#include "def.h"
#include "basic.h"
#include "message.h"

/* Import Functions                                                     */
/* ================                                                     */
#include "crt0.asm"
IMPORT   void           STRING_IN ();
IMPORT   void           STRING_OUT ();

#include "basic00.c"
IMPORT   PEITAB         *GetPeitab_BASIC ();

#include "basic_l1.c"
IMPORT   void           IntLay1_BASIC ();
IMPORT   void           ResetLay1_BASIC ();
IMPORT   int            EnableClk_BASIC ();

#include "basic_l2.c"
IMPORT   void           PassLongFrame_BASIC ();
IMPORT   void           Decode_S_Frame_BASIC ();
IMPORT   void           Decode_U_Frame_BASIC ();

#include "mmu.c"
IMPORT   int            MMU_free ();
IMPORT   FPTR           MMU_req ();

#include "mofc.c"
IMPORT   int            IntMon_MOFC ();
IMPORT   int            Wr_IntMon_MOFC ();

/* Export Functions                                                     */
/* ================                                                     */
EXPORT   int            Assign_ICC ();
EXPORT   void           Check_TREC_status_ICC ();
EXPORT   int            InitLay2_ICC ();
EXPORT void InitPeitab_ICC ();
EXPORT void Int_ICC ();
EXPORT int Loop_ICC ();
EXPORT int SwitchB_ICC ();

EXPORT int RecReady_ICC ();
EXPORT int ResetHDLC_ICC ();
EXPORT int StoreTEI_ICC ();
EXPORT int StoreSAPI_ICC ();
EXPORT int SendFrame_ICC ();

/* Local Functions */
/* =============== */
LOCAL void RX_ICC ();

/* Variables */
/* ======== */
IMPORT unsigned int interrupt_act;

/* Function Declarations */
/* ===================== */
/**************************************************************************/
/*                                                                         */
/* Function: InitPeitab_ICC () */
/* Parms : *pt'(pointer to the assigned PEITAB array element) */
/* 'base' address of detected ICC/ISAC */
/* purpose : initialization of the PEITAB element for an ICC/ISAC-S */
/*                                                                         */
/**************************************************************************/
EXPORT void InitPeitab_ICC (pt, base)
    register PEITAB *pt;
    IO_PORT base;
{
    BYTE version;
    IO_PORT reg_rbch = base + ICC_RBCH;

    /* read the ICC/ISAC-S (ISAC-P) */
    /* version number */
    /* 0 for versions A1, A2, .. */
    /* 1 and greater for versions */
    /* 2.x [Bx] (x=1,2,3,4) and later */

    version = inp (reg_rbch);
    /* and set the device identifier */
    if (version != 0) /* accordingly */
    {
        if (pt->pt_device == PT_ICC)
            pt->pt_device = PT_ICC_B;
        if (pt->pt_device == PT_ISAC_S)
pt->pt_device = PT_ISAC_S_B;
}

pt->pt_io_base = base; /* store the base (IO) address */
/* the following structure */
/* elements store the register IO */
/* addresses (e.g. for FIFOs, ISTA, */
/* MASK, etc.) */

pt->pt_r_fifo  = base + ICC_FIFO;
pt->pt_r_ista  = base + ICC_ISTA;
pt->pt_r_mask  = base + ICC_MASK;
pt->pt_r_star  = base + ICC_STAR;
pt->pt_r_cmdr  = base + ICC_CMDR;
pt->pt_r_mode  = base + ICC_MODE;
pt->pt_r_timr  = base + ICC_TIMR;
pt->pt_r_exir  = base + ICC_EXIR;
pt->pt_r_xad1  = base + ICC_XAD1;
pt->pt_r_xad2  = base + ICC_XAD2;
pt->pt_r_sap1  = base + ICC_SAP1;
pt->pt_r_sap2  = base + ICC_SAP2;
pt->pt_r_rsta  = base + ICC_RSTA;
pt->pt_r_teil1 = base + ICC_TEI1;
pt->pt_r_teil2 = base + ICC_TEI2;
pt->pt_r_rhcr  = base + ICC_RHCR;
pt->pt_r_spcr  = base + ICC_SPCR;
pt->pt_r_stcr  = base + ICC_STCR;
pt->pt_r_cixr  = base + ICC_CIXR; /* = CIX0/CIR0 in later versions */
pt->pt_r_monr  = base + ICC_MONR; /* = MOX0/MOR0 in later versions */
pt->pt_r_adfr  = base + ICC_ADFR; /* = ADF1 in later versions */
pt->pt_r_stcl  = base + ICC_RFBC; /* = RBCL in later version */
pt->pt_r_rchb  = base + ICC_RBCH;
pt->pt_r_mox1  = base + ICC_MOX1;
pt->pt_r_mocr  = base + ICC_MOCR; /* = MOSR (read access) */
pt->pt_r_cix1  = base + ICC_CIX1; /* CIX1 and CIR1 register */
pt->pt_r_adf2  = base + ICC_ADF2;
pt->pt_r_rfbc  = base + ICC_RFBC;
pt->pt_r_sfcrc = base + ICC_SFCR;
pt->pt_r_ssgx  = base + ICC_SSGX;
pt->pt_r_sqxr  = base + ISAC_SQXR; /* S/Q channel transmit and */
/* receive register */
/* STAR2 register */

pt->pt_r_star2 = base + ICC_STR2;
DISABLE_TREC_STATUS_CHECK ();
}

**************************************************************************/
/*                                                                         */
/* Function  : InitLay2_ICC ()                                             */
/*Parameters:                                                             */
/*                                                                         */
Low Level Controller

Purpose: Initialization of an ICCs (ISAC-..) HDLC controller part.
After execution of InitLay2_ICC, the TEI values for the Broadcast Link are programmed.

Note: No HDLC controller reset is done.
Only two byte address fields are supported

If the ICC (ISAC) is reprogrammed from AUTOMODE to NON-AUTOMODE
the successful transmission and acknowledgement of an I-frame is not assured.
Switching from AUTOMODE to NON AUTOMODE causes an I frame to be transmitted completely by the ICC. But the transmit acknowledge (XPR interrupt) in NON AUTOMODE only indicates that the ICC has sent the frame out of its Xfifo. It indicates not the successful transmission of the I-frame as it is in AUTOMODE (timer supervision, polling for acknowledge frames)!
Therefore if an I-frame is outstanding and the mode is changed from AUTOMODE to NON-AUTOMODE missing_acknowledge is called to generate a warning message.
MISSING_ACKNOWLEDGE is also called if ‘timer recovery’ status (TREC) or ‘waiting for acknowledge (WFA)’ is indicated.

**************************************************************************
EXPORT int InitLay2_ICC (pei, modulo, mode, tim_mode)
    BYTE     pei, modulo, mode, tim_mode;
    {
        BYTE              mode_reg;
        register PEITAB   *pt;

        if (! (pt = GetPeitab_BASIC (pei))) /* request pointer to the corresponding PEITAB table element */
            return (ACK_NOT_SUPPORTED);

        if (modulo != 0 && modulo != 1)
            return (ACK_WRONG_PARM);

        outp (pt->pt_r_mask, 0xFF); /* no interrupts during init. */
        mode_reg  = inp (pt->pt_r_mode) & (MODE_HMD2 | MODE_HMD1 | MODE_HMD0);

        switch (mode) /* select OPERATING MODE */
{ /* ******************* */
    case PT_MD_AUTO: /* HDLC AUTO MODE */
    /* full address recognition, */
    /* internal timer mode, receiver */
    /* active, 2 bytes address fields */
    /* are selected. */
    mode_reg |= (MODE_TMD | MODE_RAC | MODE_ADM);
    outp (pt->pt_r_timr, tim_mode);
    break;

    case PT_MD_NON_AUTO: /* HDLC NON AUTO MODE */
    /* full address recognition, */
    /* receiver active, 2 byte address */
    /* fields */
    mode_reg |= (MODE_MDS0 | MODE_RAC | MODE_ADM);
    if (((pt->pt_op_mode == PT_MD_AUTO) &&
        (pt->pt_state & PT_TX_ACTIVE) && (pt->pt_tx_frame == PT_FR_I))
        || (inp(pt->pt_r_star2) & (STAR2_TREC | STAR2_WFA)))
    { MISSING_ACKNOWLEDGE (pei);
      ResetHDLC_ICC (pei);
    }
    outp (pt->pt_r_timr, 0);
    break;

    case PT_MD_TRANSP: /* TRANSPARENT MODE */
    /* SAPI-address (high-byte) */
    /* recognition */
    mode_reg |= (MODE_MDS1 | MODE_MDS0 | MODE_RAC | MODE_ADM);
    break;

    case PT_MD_EXT_TRANSP: /* EXTENDED TRANSPARENT MODE */
    case PT_MD_CLEAR_EXT: /* as well as clear mode */
    /* no address recognition */
    mode_reg |= (MODE_MDS1 | MODE_MDS0 | MODE_RAC);
    break;

    default:
    outp (pt->pt_r_mask, 0x00);
    return (ACK_WRONG_PARM);
}

pt->pt_op_mode = mode; /* save MODE register settings */
/* modulo: 1 (mod 128); 0 (mod 8) */
outp (pt->pt_r_sap2, (BYTE) (modulo ? 0x02 : 0x00));
outp (pt->pt_r_tei2, 0xFF);
if (modulo)
    pt->pt_state |= PT_M128;
else
    pt->pt_state &= ~PT_M128;
outp (pt->pt_r_mode, mode_reg);
outp (pt->pt_r_mask, 0x00);

return (ACK_DONE);
}
/***************************************************************************/
/*                                                                         */
/* Function: StoreTEI_ICC ()                                               */
/* Parms : 'pei', 'tei' and 'reg2'                                         */
/* purpose : program TEI in register TEI1 (reg2 = 0) or TEI2 (reg2 = 1) */
/*                                                                         */
/***************************************************************************/
EXPORT int
StoreTEI_ICC (pei, tei, reg2)
    BYTE           pei, tei, reg2;
{
    register PEITAB         *pt;
    if (!(pt = GetPeitab_BASIC (pei)))
        return (ACK_NOT_SUPPORTED);

    if (reg2 == 1)                      /* store TEI in register TEI2       */
        outp (pt->pt_r_tei2, tei);
    else                                  /* store TEI in register TEI1       */
    {
        outp (pt->pt_r_xad2, tei);
        outp (pt->pt_r_tei1, tei);
    }
    return (ACK_DONE);
}
/***************************************************************************/
/*                                                                         */
/* Function: StoreSAPI_ICC ()                                              */
/* Parms   : pei, sapi, reg2                                              */
/* purpose : store SAPI in register SAPI1 (reg2 = 0) or SAPI2             */
/*              (reg2 = 1)                                                */
/*                                                                         */
/***************************************************************************/
EXPORT int
StoreSAPI_ICC (pei, sapi, reg2)
    BYTE           pei, sapi, reg2;
{
    register PEITAB         *pt;
    if (!(pt = GetPeitab_BASIC (pei)))
        return (ACK_NOT_SUPPORTED);

    sapi &= ~0x03;

    if (reg2 == 1)                      /* store SAPI in SAP2           */
        outp (pt->pt_r_sap2, sapi | ((pt->pt_state & PT_M128) ? 0x02 : 0x00));
    else                                  /* store SAPI in SAP1           */
    {
        outp (pt->pt_r_xad1, sapi);

        if ((pt->pt_ModulMode == PT_MM_NT) || (pt->pt_ModulMode == PT_MM_LT_S))
            sapi |= 0x02;
outp (pt->pt_r_sap1, sapi);
}
return (ACK_DONE);
}
/*
/* Function: RecReady_ICC ()
/* Parms : pei, ready
/* purpose : set HDLC receiver ready ('ready'= 1)
/* not ready ('ready'= 0)
/* To be used in auto mode only
/*
/**************************************************************************/
EXPORT int
RecReady_ICC (pei, ready)
    BYTE pei, ready;
{
    register PEITAB *pt;
    if (!((pt = GetPeitab_BASIC (pei)))
        return (ACK_NOT_SUPPORTED);
    outp (pt->pt_r_cmdr, (BYTE) (ready ? 0x00 : CMDR_RNR));
    return (ACK_DONE);
}
/**************************************************************************/
/* Function: ResetHDLC_ICC ()
/* Parms : pei
/* purpose : reset HDLC controller
/*
/**************************************************************************/
EXPORT int
ResetHDLC_ICC (pei)
    BYTE pei;
{
    register PEITAB *pt;
    if (!((pt = GetPeitab_BASIC (pei)))
        return (ACK_NOT_SUPPORTED);
    outp (pt->pt_r_mask, 0xFF);
    /* clear receive and transmit */
    /* paths, i.e. clear the status */
    /* variables indicating any */
    /* transmission or reception of */
    /* frames and release the MMU */
    /* buffers */
    FREE_TX_PATH (pt->pt_pei);
    if (pt->pt_rx_start)
    {
        MMU_free (pt->pt_rx_start);
        pt->pt_rx_start = NULL_PTR;
    }
pt->pt_state &= ~PT_REC_ACTIVE;
pt->pt_rx_frame = 0x00;
pt->pt_rx_cnt = 0;
}

pt->pt_state &= ~PT_REC_ACTIVE;
/* set the reset flag in the state */
/* variable. This allows the */
/* interrupt service routine to */
/* react correctly on the following */
/* XPR interrupt */
pt->pt_state |= PT_HDLC_RESET;
/* the reset commands: */
/* - receive message complete (RME) */
/* - reset hdlc receiver (RHR) */
/* - transmitter reset (XRES)*/
outp (pt->pt_r_cmdr, CMDR_RMC | CMDR_RHR | CMDR_XRES);
if (pt->pt_op_mode == PT_MD_AUTO) /* write TIMR register to stop the */
/* internal timer in automode */
outp (pt->pt_r_timr, inp(pt->pt_r_timr));
outp (pt->pt_r_mask, 0); /* now allow all interrupts again */
return (ACK_DONE);
}

/**************************************************************************/
/*                                                                         
/*    Function: SendFrame_ICC ()                                          */
/*    Parms   : 'pei'                                                      */
/*                'frame_type' specifying the frame                        */
/*                'cnt'        number of bytes to send                     */
/*                'frame_ptr'  pointer to the data bytes                   */
/*                                                                         
/*    purpose : Initiate transmission of HDLC frames ( S, U, I, UI )      */
/*                                                                         
/***************************************************************************/
EXPORT int SendFrame_ICC (pei, frame_type, cnt, frame_ptr)
BYTE        pei, frame_type;
WORD        cnt;
FPTR        frame_ptr;
{
    register PEITAB   *pt;
    BYTE              cmd;

    if (!(pt = GetPeitab_BASIC (pei)))
        return (ACK_NOT_SUPPORTED);
        /* return if XFIFO is not write */
        /* enable */
if (!(inp (pt->pt_r_star) & 0x40))
        return (ACK_ACCESS_FAULT);
        /* return if transmit path still */
        /* blocked and not in automode */
if (pt->pt_state & PT_TX_ACTIVE && pt->pt_op_mode != PT_MD_AUTO)
    return (ACK_ACCESS_FAULT);

if (pt->pt_op_mode == PT_MD_AUTO)
{
    /* it is not allowed to send an I */
    /* frame in the timer recovery */
    /* or in waiting_for_acknowledge */
    /* status */
    if (inp(pt->pt_r_star2) & (STAR2_TREC | STAR2_WFA))
        if (frame_type == PT_FR_I)
            return (ACK_ACCESS_FAULT);

    if (inp(pt->pt_r_star2) & STAR2_WFA)
        if (pt->pt_state & PT_TX_MMU_FREE)
            {MMU_free (pt->pt_tx_start);
             pt->pt_state &= ~PT_TX_MMU_FREE;}

    pt->pt_state   |= PT_TX_ACTIVE;     /* transmitter is active */
    pt->pt_tx_start = frame_ptr;        /* store data frame pointer */
    pt->pt_tx_frame = frame_type;       /* and frame type */

    if (cnt <= 32)
    {
        /* if the number of bytes is <=32 */
        /* the frame can be shifted */
        /* completely into the XFIFO */
        STRING_OUT (frame_ptr, pt->pt_r_fifo, cnt);
        pt->pt_tx_cnt = 0;
    }
    else
    {
        /* if the number of bytes is */
        /* greater 32 the first 32 are */
        /* shifted into the XFIFO, the */
        /* remaining are sent later */
        /* (interrupt service routine) */
        STRING_OUT (frame_ptr, pt->pt_r_fifo, 32);
        pt->pt_tx_cnt  = cnt - 32;
        pt->pt_tx_curr = frame_ptr + 32;
    }

    /* compute the command byte for */
    /* the CMDR register: */
    /* in automode the 'transmit I */
    /* frame' command must be used */
    /* when it is an HDLC I frame. */
    /* The 'transmit transparent */
    /* frame' command must be used in */
    /* all other cases */

    if (pt->pt_op_mode == PT_MD_AUTO)
    {
        cmd = (pt->pt_tx_frame == PT_FR_I) ? CMDR_XIF : CMDR_XTF;
if (inp (pt->pt_r_star) & CMDR_RNR)
    cmd |= CMDR_RNR;
} else
    cmd = CMDR_XTF; /* When the frame fits completely */
    /* into the XFIFO the XME command */
    /* must be given */
if (!pt->pt_tx_cnt)
    cmd |= CMDR_XME;
    /* now output the command byte to */
    /* the CMDR register */
    /* UI frame sent while waiting for */
    /* acknowledge in automode (an ID */
    /* check response UI frame) */
    /* The flag is checked by the */
    /* interrupt service routine when */
    /* handling the next XPR interrupt. */
if (inp(pt->pt_r_star2) & STAR2_WFA && pt->pt_op_mode == PT_MD_AUTO
    && frame_type == PT_FR_UI)
    pt->pt_state |= UI_SENT_WHILE_WAITING_FOR_ACK;
return (ACK_DONE);
}
/***************************************************************************/
/*                                                                         */
/*    Function: Loop_ICC ()                                                */
/*    Parms   : 'pei'                                                      */
/*              'on'    1  -> test-loop on                                 */
/*                      0  -> test-loop off                                */
/*    purpose: switch testloop at the IOM interface on/off                 */
/*                                                                         */
/***************************************************************************/
EXPORT int Loop_ICC (pei, on)
BYTE        pei;
BOOLEAN     on;
{ PEITAB   *pt_dch;
    BYTE     r_spcr;
    register PEITAB   *pt;
    if (!(pt = GetPeitab_BASIC (pei)))
        return (ACK_NOT_SUPPORTED);
    pt_dch = GetPeitab_BASIC (0);
    if (on) /* Loop ON */
    { pt->pt_state |= PT_LOOP;
        /* enable clocks in TE mode */
        if (pt->pt_ModulMode == PT_MM_TE)
{ /* dummy value in the cixr register */
/* prevents a false interpretation of*/
/* the incoming (looped) C/I channel */

if (EnableClk_BASIC (pt_dch))
    outp (pt_dch->pt_r_cixr, 0x6F);
}

r_spcr = inp (pt->pt_r_spcr);
outp (pt->pt_r_spcr, r_spcr | SPCR_TPL);
}
else /* Loop OFF */
{
    r_spcr = inp (pt->pt_r_spcr) & ~SPCR_TPL;
    outp (pt->pt_r_spcr, r_spcr);

    pt->pt_state &= ~PT_LOOP;
}

return (ACK_DONE);

/**************************************************************************/
/*                                                                         */
/*    Function: SwitchB_ICC ()                                             */
/*    purpose : switch the B-channels in IOM1 configurations               */
/*              to the SSI or SLD interface or back to network             */
/*                                                                         */
/***************************************************************************/

EXPORT int
SwitchB_ICC (pei, chan_ctrl, sip_act)
BYTE        pei, chan_ctrl;
BOOLEAN     sip_act;
{
    register PEITAB   *pt;
    BYTE              r_spcr;

    if (!(pt = GetPeitab_BASIC (pei)))
        return (ACK_NOT_SUPPORTED);

    if (chan_ctrl > 0x0F)
        return (ACK_WRONG_PARM);

    if (!(pt->pt_state & PT_IOM2))
    {
        r_spcr = inp (pt->pt_r_spcr) & 0xF0;

        if (sip_act) /* activate SIP ? */
            r_spcr |= SPCR_SAC;  /* yes: set SAC bit */
        else
            r_spcr &= ~SPCR_SAC; /* no: clear SAC bit */

        outp (pt->pt_r_spcr, r_spcr | chan_ctrl);
    }

    return (ACK_DONE);
}

/* *** The interrupt service routines *** */
/**************************************************************************/

// Function: Int_ICC ()
// Parms :'pt' pointer to the corresponding PEITAB-table element
// purpose : handle ICC (ISAC-S, ISAC-P) interrupts
// Int_ICC is called from IntServ_BASIC in basic_l2.c which
// is SIPB system specific.

EXPORT void
   Int_ICC (pt)

   register PEITAB   *pt;
{
    WORD           cnt;
    BYTE           exir, cmd;
    register BYTE  ista;

    if (!(ista = inp (pt->pt_r_ista)))
        return;
    exir = inp (pt->pt_r_exir);

    /* XPR interrupt
     * =============
     * the XPR interrupt indicates
     * that the XFIFO is ready for new
     * data bytes.
     * Reasons:
     * - HDLC controller reset
     *   (CMDR:XRES)
     * - data transmission finished
     *
     * HDLC controller reset command
     * given previously ?
     * do nothing when it was a HDLC
     * controller reset only the
     * indicating flag must be cleared
     *
     * XPR was generated because the
     * last transmission is finished
     * AUTOMODE operation ?
    */
if (pt->pt_op_mode == PT_MD_AUTO)
{
    /* UI frame sent while waiting for */
    /* I frame acknowledge ? */
    if (pt->pt_state & UI_SENT_WHILE_WAITING_FOR_ACK)
    {
        /* the UI frame was sent out if the */
        /* XFIFO is empty (write enable) */
        if (inp(pt->pt_r_star) & STAR_XFW)
            TX_ACKNOWLEDGE (pt->pt_pei, pt->pt_tx_frame);
        pt->pt_state &= ~UI_SENT_WHILE_WAITING_FOR_ACK;
        /* if we are in timer recovery      */
        /* status the TREC status check */
        /* procedure is activated. The */
        /* transmit acknowledge for the I */
        /* frame must not be generated !!! */
        if (inp (pt->pt_r_star2) & STAR2_TREC)
            ENABLE_TREC_STATUS_CHECK ();
        else
            TX_ACKNOWLEDGE (pt->pt_pei, (BYTE) PT_FR_I);
    }
    else
    {
        /* if we are in timer recovery */
        /* status and the last frame was an */
        /* I frame the TREC status check */
        /* procedure is activated. */
        /* If not an transmit acknowledge */
        /* is generated */
        if (pt->pt_tx_frame == PT_FR_I &&
            (inp (pt->pt_r_star2) & STAR2_TREC))
            ENABLE_TREC_STATUS_CHECK ();
        else
            TX_ACKNOWLEDGE (pt->pt_pei, pt->pt_tx_frame);
    }
}
else
{
    /* In all other operating modes */
    /* (non automode, transparent mode, */
    /* ...) the transmit acknowledge */
    /* can be generated at once. */
    TX_ACKNOWLEDGE (pt->pt_pei, pt->pt_tx_frame);

    /* transmit byte count and status */
    /* flag are reset and any */
    /* MMU buffer used for temporary */
    /* transmit data storage is */
    /* released if necessary */

    pt->pt_tx_cnt = 0;
    pt->pt_state &= ~PT_TX_ACTIVE;

    if (pt->pt_state & PT_TX_MMU_FREE)
    {
        MMU_free (pt->pt_tx_start);
pt->pt_state &= ~PT_TX_MMU_FREE;
}
}
else
{
    /* transmit count is not 0 */
    /* more data to be sent! */
    /* ------------------------ */
    if (pt->pt_op_mode == PT_MD_AUTO)
        cmd = (pt->pt_tx_frame ? CMDR_XTF : CMDR_XIF) |
            (inp(pt->pt_r_star) & CMDR_RNR);
    else
        cmd = CMDR_XTF;
    /* less than 32 bytes left? */
    if (pt->pt_tx_cnt <= 32)
    {
        /* shift all bytes into the XFIFO */
        /* and give XME command */
        STRING_OUT (pt->pt_tx_curr, pt->pt_r_fifo, cnt);
        pt->pt_tx_cnt = 0;
        outp (pt->pt_r_cmdr, cmd | CMDR_XME);
    }
    else
    {
        /* more than 32 bytes are left to */
        /* be sent; write 32 into the XFIFO */
        STRING_OUT (pt->pt_tx_curr, pt->pt_r_fifo, 32);
        outp (pt->pt_r_cmdr, cmd); /* give the transmit command, */
        pt->pt_tx_curr += 32; /* update current buffer pointer */
        pt->pt_tx_cnt -= 32; /* and counter of remaining bytes */
    }
}
}

if (ista & ISTA_TIN) /* TIN interrupt */
{
    /* ============= */
    /* ResetHDLC_ICC (pt->pt_pei); */
    DISABLE_TREC_STATUS_CHECK();
    TIN_ERROR (pt->pt_pei);
}
/* HDLC receiver interrupt? */
/* ============= */
/* (receive pool full or receive */
/* message end and not PCE and not */
/* TIN) */
if ((ista & (ISTA_RPF | ISTA_RME))
    && !(exir & EXIR_PCE) && !(ista & ISTA_TIN))
    RX_ICC (ista & ISTA_RPF, pt);
/* status change of the remote */
/* station’s receiver */
/* (i.e. RR or RNR received). */
/* The status can be determined by */
/* reading the RRNR bit of */
/* register STAR */
if (ista & ISTA_RSC)
{
    if (inp (pt->pt_r_star) & 0x10)
        PEER_REC_BUSY (pt->pt_pei); /* peer receiver busy */
    else
        PEER_REC_READY (pt->pt_pei); /* peer receiver ready */
}
/* B (2.x) versions of L1 device */
/* controllers can’t prevent CIC bit*/
/* being set even when masked. */
/* CIC interrupt ? (layer 1 device */
/* status change) */
if ((ista & ISTA_CIC) && !interrupt_act)
    IntLay1_BASIC (pt);

if (ista & ISTA_EXI)
{
    /* Extended interrupt ? */
    /* =============== */
    /* transmit message repeat int. ? */
    if ((exir & EXIR_XMR) && !(exir & EXIR_PCE) && !(ista & ISTA_TIN))
    {
        XMR_ERROR (pt->pt_pei);
        FREE_TX_PATH (pt->pt_pei);
    }

    if (exir & EXIR_XDU) /* transmit data underrun ? */
    {
        TX_DATA_UNDERRUN (pt->pt_pei);
        FREE_TX_PATH (pt->pt_pei);
    }

    if (exir & EXIR_PCE) /* protocol error interrupt ? */
    {
        /* ResetHDLC_ICC (pt->pt_pei); */
        PROTOCOL_ERROR (pt->pt_pei);
    }

    if (exir & EXIR_RFO) /* receive frame overflow int. ? */
    {
        MMU_free (pt->pt_rx_start);
        pt->pt_rx_start = NULL_PTR;
        pt->pt_state &= ~PT_REC_ACTIVE;
        pt->pt_rx_frame = 0;
        pt->pt_rx_cnt = 0;
        REC_FRAME_OVERFLOW (pt->pt_pei);
    }

    if (exir & EXIR_MOR) /* MON channel interrupt ? */
    {
        if (interrupt_act)
            IntMon_MOFC ();
        else
            Wr_IntMon_MOFC ();
    }
LOCAL void
RX_ICC (rpf, pt)

BEGIN

WORD RecCnt, ctrl;
FPTR ptr;
BYTE pei = pt->pt_pei;
BYTE rsta, tei, sapi, frame_status = VALID;
BOOLEAN Two, AutoM, CR_of_I_valid = TRUE;

rpf = BOOLEAN (rpf);
ptr = FPTR (ptr);
pei = BYTE (pei);
rsta, tei, sapi = BYTE (rsta, tei, sapi);
frame_status = BYTE (frame_status);
Two, AutoM = BOOLEAN (Two, AutoM);
CR_of_I_valid = BOOLEAN (CR_of_I_valid);

if (rpf)
  RecCnt = 32;
else
  RecCnt = inp (pt->pt_r_rfbc);

if (RecCnt && !(RecCnt &= 0x1F))
  RecCnt = 32;

END

RecCnt = (BYTE) inp (pt->pt_r_rfbc);
else
  RecCnt = (WORD) inp (pt->pt_r_rbcl) |
           (WORD) (inp (pt->pt_r_rbch) & 0x0F) << 8;

if (RecCnt && !(RecCnt &= 0x1F))
  RecCnt = 32;

RecCnt = (BYTE) inp (pt->pt_r_rfbc);
if (!(pt->pt_state & PT_REC_ACTIVE))
{
    if (RecCnt > 0)
    {
        if (rpf)
            pt->pt_rx_curr = pt->pt_rx_start = MMU_req (266);
        else
            pt->pt_rx_curr = pt->pt_rx_start = MMU_req (38);

        if (pt->pt_rx_start == NULL_PTR)
        {
            MMU_ERROR (pei);
            pt->pt_rx_frame = PT_FR_NO_MEMORY;
        }
    }
    pt->pt_state |= PT_REC_ACTIVE;
    pt->pt_rx_cnt = RecCnt;
}
else

    /* if data has been already received only the receive byte counter must be updated */

    pt->pt_rx_cnt += RecCnt;

    /* automode and frame greater 260 byte and automode link ? */

    if (pt->pt_op_mode == PT_MD_AUTO && pt->pt_rx_cnt > 260 &&
        ((inp (pt->pt_r_rsta) & 0x0D) == 9))
    {
        pt->pt_rx_frame = PT_FR_OVERFLOW;

        /* ICC B4, ISAC-S B3 */
        /* reset the receiver if incoming frame exceeds 528 byte I field */
        /* length -> */
        /* unbounded frame */

        if (rpf && pt->pt_rx_cnt > 528)
        {
            outp (pt->pt_r_cmdr, CMDR_RHR);
            MMU_free (pt->pt_rx_start);

            pt->pt_rx_start = NULL_PTR;
            pt->pt_state &= -PT_REC_ACTIVE;
            pt->pt_rx_frame = 0x00;
            pt->pt_rx_cnt = 0;

            N201_ERROR (pei);
            return;
        }
    }
else
    if (pt->pt_rx_cnt > 266)
        pt->pt_rx_frame = PT_FR_OVERFLOW;

        /* read the bytes from the RFIFO */
        /* if no error was detected */
    if (pt->pt_rx_frame < PT_FR_ERROR)
    {
        if (RecCnt)
        {
            STRING_IN (pt->pt_rx_curr, pt->pt_r_fifo, RecCnt);
            pt->pt_rx_curr += RecCnt;  /* update buffer pointer */
        }
        /* it points to the next free */
        /* location in the buffer */
    }

    if (rpf)                            /* return when it was a RPF int. */
    {
        outp (pt->pt_r_cmdr, CMDR_RMC | (inp (pt->pt_r_star) & CMDR_RNR));
        return;
    }

        /* RME interrupt handling !!! */
        /* ================ */
        /* the receive status byte is in */
        /* register RSTA */
    
    rsta = inp (pt->pt_r_rsta);

    /************************************************************************/
    /* It follows a scanning section to get some information about the */
    /* received data: */
    /* - Performed address recognition */
    /* - SAPI ('sapi'), TEI ('tei') and control field byte(s) ('ctrl') */
    /* as well as the type of frame (HDLC U, UI, S or I frame) are */
    /* determined. */
    /* In addition the length of a frame is checked. */
    /************************************************************************/

    /* set 'pei' according to performed */
    /* address recognition */
    pei      |= ((rsta & 0x0C) >> 1) | (rsta & 0x01);
    AutoM    = FALSE;
    tei      = 0;
    sapi     = rsta & 0x02;           /* get the C/R bit value */
    ptr      = pt->pt_rx_start;

    /************************************************************************/
    /* now get additional information */
    /* (TEI, SAPI, control field) */
    /************************************************************************/

    switch (pt->pt_op_mode)             /* It depends on the selected */
    {                                     /* operating mode */
        case PT_MD_CLEAR_EXT:            /* no address recognition, */
            /* no firmware interaction */
            /* no address recognition, */
            /* no firmware interaction */
            /* no address recognition, */
            /* no firmware interaction */
            /* no address recognition, */
            /* no firmware interaction */
            /* no address recognition, */
            /* no firmware interaction */
            /* no address recognition, */
            /* no firmware interaction */
            /* no address recognition, */
            /* no firmware interaction */
            /* no address recognition, */
            /* no firmware interaction */
            /* no address recognition, */
            /* no firmware interaction */
        
    }
pt->pt_rx_frame = PT_FR_TR;
ctrl = 0x00L;
brake;

case PT_MD_EXT_TRANSP: /* no address recognition, SAPI */
   /* and TEI are the first two bytes */
   /* of data */
   if (pt->pt_rx_cnt > 0)
      pt->pt_rx_cnt--;
sapi = *ptr++;

case PT_MD_TRANSP: /* high byte address recognition, */
   /* TEI is the first byte read */
   if (pt->pt_rx_cnt < 2)
      frame_status = MUTILATED;
   else
      pt->pt_rx_cnt -= 2;
   /* read TEI and control field */
   tei = *ptr++;
   ctrl = (WORD) *ptr++;
   if (pt->pt_op_mode == PT_MD_TRANSP)
      pei |= 0x20;
   else
      pei |= 0x30;
brake;

case PT_MD_AUTO: /* full address recognition in */
case PT_MD_NON_AUTO: /* AUTO/nonAUTOMODE read only the */
   /* HDLC control field information */

   if (pt->pt_op_mode == PT_MD_AUTO)
      /* AUTOMODE link ??? */
      AutoM = ((rsta & 0x0D) == 0x09) ? TRUE : FALSE;
      if (!AutoM)
         pei |= 0x10;
         /* the (first byte of the) control */
         /* field is in register RHCR */
         ctrl = (WORD) inp (pt->pt_r_rhcr);
      break;
}

switch (ctrl & 0x03) /* determine the frame type */
{ /* ================ */
   case 0x3:
      /* *** HDLC U frame ** */
   Two = FALSE;
   /* one byte control field ! */
   if (pt->pt_rx_cnt == 0)
   {
      pt->pt_rx_frame = PT_FR_U;
brake;
   }
else /* as can be seen here U frames */
    pt->pt_rx_frame = PT_FR_UI;/* with I field are always treated */
    /* as UI frames regardless whether */
    /* it’s an real UI frame or an */
    /* erroneous (= too long) U frame */
break;

case 0x1: /* *** HDLC S-Frame ** */
    /* two byte control field ? */
    if ((Two = (pt->pt_state & PT_M128)))
    {
        ctrl <<= 8;
        ctrl |= (WORD) *ptr++;
        if (pt->pt_rx_cnt > 0)
            pt->pt_rx_cnt--;
        else /* Second byte of the two byte */
            /* control field is missing! */
            frame_status = MUTILATED;
    }
    if (pt->pt_rx_cnt > 0) /* S frame with I-field! */
        frame_status = TOO_LONG;
    pt->pt_rx_frame = PT_FR_S;
bretk;

case 0x2: /* *** HDLC I frame ** */
    case 0x0: /* no address recognition */
    if (pt->pt_op_mode == PT_MD_CLEAR_EXT)
    {
        pt->pt_rx_frame = PT_FR_TR;
bretk;
    }
    Two = (pt->pt_state & PT_M128);
    pt->pt_rx_frame = PT_FR_I;
    /* C/R bit of received I frame */
    /* valid (=1) in TE configuration? */
    /* If ’CR_of_I_valid’ is FALSE the */
    /* automatic acknowledge of an */
    /* I frame in Automode is */
    /* prevented! A protocol software */
    /* will receive the PROTOCOL_ERROR */
    /* message and re-establish the */
    /* link. */
    if (AutoM && !(sapi & 0x02) && (pt->pt_ModulMode == PT_MM_TE))
        CR_of_I_valid = FALSE;

if (AutoM)
bretk;
if (Two)                      /* two byte control field ? */
{
    if (pt->pt_rx_cnt == 0)
        frame_status = MUTILATED;

    if (pt->pt_rx_cnt > 0)
        pt->pt_rx_cnt--;

    ctrl <<= 8;
    ctrl  |= (WORD) *ptr++;
}
break;
}

if (pt->pt_rx_cnt > 260)            /* I part greater than 260 ? */
{
    pt->pt_rx_frame = PT_FR_OVERFLOW;
    N201_ERROR(pei);
    /* must reset the controller */
    outp (pt->pt_r_cmdr, CMDR_RMC | CMDR_RHR | CMDR_XRES);
    outp (pt->pt_r_timr, inp(pt->pt_r_timr));
    pt->pt_state |= PT_HDLC_RESET;
    FREE_TX_PATH (pt->pt_pei);
}
else                             /* enter ‘RMC’ command if not */
    outp (pt->pt_r_cmdr, CMDR_RMC | (inp (pt->pt_r_star) & CMDR_RNR));

************************************************************************/
/*                                                                      */
/* Now all information about the received frame is available:           */
/*    - performed address recognition or TEI and SAPI values.           */
/*    - HDLC control field                                              */
/*    - type of frame (HDLC U, UI, S, I frame).                         */
/*    - info about the validity of the frame                           */
/*                                                                      */
************************************************************************/

if (rsta = (rsta & (RSTA_RDO | RSTA_CRC | RSTA_RAB)) ^RSTA_CRC)
    pt->pt_rx_frame = PT_FR_FAULT;

switch (pt->pt_rx_frame)
{  
  case PT_FR_FAULT:  
    if (rsta & RSTA_RDO)  
      REC_DATA_OVERFLOW (pei);  
    if (rsta & RSTA_RAB)  
      REC_ABORTED (pei);  
    if (rsta & RSTA_CRC)  /* CRC has already been inverted */  
      CRC_ERROR (pei);  
    break;  
  
  case PT_FR_S:  /* HDLC S frame ? */  
    /* ============== */  
    /* extra parameter for 1 byte */  
    /* address field set to FALSE */  
    Decode_S_Frame_BASIC (pei, sapi, tei, ctrl, frame_status,  
      (pt->pt_state & PT_M128) ? 0x01 : 0x00), FALSE);  
    MMU_free (pt->pt_rx_start);  
    break;  
  
  case PT_FR_U:  /* HDLC U frame ? */  
    /* ============== */  
    /* extra parameter for 1 byte */  
    /* address field set to FALSE */  
    Decode_U_Frame_BASIC (pei, sapi, tei, (BYTE) ctrl, FALSE);  
    MMU_free (pt->pt_rx_start);  
    break;  
  
  case PT_FR_UI:  /* HDLC UI or I frame ? */  
  case PT_FR_I:  /* ============== */  
  case PT_FR_TR:  /* ============== */  
  
    if (pt->pt_rx_frame < PT_FR_ERROR)  
    {  
      FRAME_PASS fp;  
      fp.mmu_buff = pt->pt_rx_start;  
      fp.start_of_i_data = ptr;  
      fp.i_data_cnt = pt->pt_rx_cnt;  
      fp.Two_byte_cf = Two;  
      fp.ctrl_field = ctrl;  
      fp.pei = pei;  
      fp.frame = pt->pt_rx_frame | frame_status;  
      fp.sapi = sapi;  
      fp.tei = tei;  
      /* transfer the frame to the ’long’ */  
      /* frame queue’ */  
      PassLongFrame_BASIC (&fp);  
    }  
    break;  
  
}  /* end of ’switch (pt->pt_rx_frame)’ */
/* release the data buffer if the */
/* frame reception or the frame */
/* were erroneous */

if (pt->pt_rx_frame >= PT_FR_ERROR)
    MMU_free (pt->pt_rx_start);

pt->pt_rx_start    = NULL_PTR;
pt->pt_state      &= ~PT_REC_ACTIVE;
pt->pt_rx_frame    = 0x00;
pt->pt_rx_cnt      = 0;
}

/***************************************************************************/
/*                                                                         */
/*    Function: Check_TREC_status_ICC ()                                   */
/*    Parms   :                                                            */
/*    purpose : called periodically if timer recovery status was detected  */
/*              during previous XPR interrupt handing. A                   */
/*              transmit-acknowledge for I frame is generated if the TREC   */
/*              status is left.                                            */
/*                                                                         */
/***************************************************************************/

EXPORT void
Check_TREC_status_ICC ()
{
    register PEITAB   *pt;

    if (! (pt = GetPeitab_BASIC (0)))
        return;

    outp (pt->pt_r_mask, ~MASK_TIN);    /* allow only TIN interrupts    */
                                    /* timer recovery status left  */
    if (!(inp(pt->pt_r_star2) & STAR2_TREC))
    {
        if (inp(pt->pt_r_ista) & ISTA_TIN)
        {
            ResetHDLC_ICC (pt->pt_pei);
            TIN_ERROR (pt->pt_pei);
        }
        else
        {
            /* generate a transmit acknowledge */
            /* I frame if there was no TIN    */
            /* interrupt                      */
            TX_ACKNOWLEDGE (pt->pt_pei, (BYTE) PT_FR_I);

            DISABLE_TREC_STATUS_CHECK ();
        }
    }

    outp (pt->pt_r_mask, 0x00);
}
/** SEMIENSS ISDN-Userboard (c) 1987-1993 /**
/** =============== /**
/** Firmware: driver functions for SBC / L1 part of ISAC-S /**
/** File : sbc.c /**
/**
/****************************************************************************/
/** Include Files */
/** =============== */

#include "def.h"
#include "basic.h"
#include "message.h"

/* CI codes for SBC and ISAC-S PM */
/***************************************************************************/
#define CI_PU (BYTE)0x1C /* 0111 PU indication */
#define CI_TIM (BYTE)0x00 /* 0000 timing requested */
#define CI_AI (BYTE)0x30 /* 1100 activation indication */
#define CI_AR (BYTE)0x20 /* 1000 activation request */
#define CI_DIU (BYTE)0x3C /* 1111 deactivation ind. upstream */
#define CI_DID (BYTE)0x3C /* 1111 deactivation ind. downst. */
#define CI_DR (BYTE)0x00 /* 0000 deactivation request */
#define CI_RS (BYTE)0x04 /* 0001 Reset */
#define CI_EI (BYTE)0x18 /* 0110 Error indicate downstream */

/***************************************************************************/
/** Imported Functions */
/** =============== */

IMPORT WORD ENTERNOINT ();
IMPORT void LEAVENOINT ();

/***************************************************************************/
/** Export Functions */
/** =============== */

EXPORT int InitL1_SBC ();
EXPORT int ActL1_SBC ();
EXPORT int ArL1_SBC ();
EXPORT int DealL1_SBC ();
EXPORT void IntL1_SBC ();
EXPORT int ResL1_SBC ();
EXPORT int EnaClk_SBC ();
/* Variables */
/* ========= */
/* Function Declaration */
/* ==================== */
/***************************************************************************/
/*                                                                         */
/*    Function: EnaClk_SBC ()                                              */
/*    Parms   : pointer to PEITAB table element                            */
/*    purpose : enable clocks for TE configurations                       */
/*                                                                         */
/***************************************************************************/

EXPORT int EnaClk_SBC (pt)
    register PEITAB   *pt;
{
    unsigned int   count, i = 0;
    BYTE           BitSet, spcr;
    /* Test to see if clocks are actually there. Because the SBC */
    /* after reset does not deactivate */
    /* its clocks immediately we will */
    /* make pretty sure that the clocks */
    /* are there before we leave this */
    /* routine */

    BitSet = inp (pt->pt_r_star) & STAR_BVS;
    count = 0;
    /* we test to see if 6 changes in */
    /* the STAR:BVS bit indicating the */
    /* reception of at least 3 frames */
    /* (6 B channels). If at any time */
    /* we fail to find a bit change */
    /* and the counter i reaches its */
    /* maximum then we assume that */
    /* clocks are no longer present */

    for (i = 0; i < 500; i++)
        if (((inp(pt->pt_r_star) & STAR_BVS) != BitSet)
            { /* Of course we have to reset our */
                /* counter every time a bit change */
                i = 0;
                BitSet = inp (pt->pt_r_star) & STAR_BVS;
                return (FALSE);
            }
            /* is observed to give the next */
            /* bit change the same amount of */
            /* time in which to occur !!! */
            /* the Bx versions require one edge */
            /* at FSC. */
            /* Otherwise the setting of the SPU */
            /* has no effect (result: no clock) */
            /* The IOM direction control bit */
            /* IDC in the ADF1 (SQXR) register */
            /* is set before and reset after */
            /* the system is clocking */
if (pt->pt_device == PT_ICC_B)
    outp (pt->pt_r_adfr, 0x10);
/* ISAC-S Bx: IDC is in reg. SQXR */
if (pt->pt_device == PT_ISAC_S_B)
    outp (pt->pt_r_sqxr, 0x80);

spcr = inp(pt->pt_r_spctr);
outp (pt->pt_r_spctr, spcr | SPCR_SPU);
if (pt->pt_state & PT_IOM2)
    outp (pt->pt_r_cixr, CIXR_TBC | CI_TIM | 0x03);
else
    outp (pt->pt_r_cixr, CIXR_TBC | CI_TIM);

    /* wait for power up indication */
while ((inp(pt->pt_r_cixr) & CIR_MASK) != CI_PU)
    if (++i > 1000)
        break;                        /* time out */
outp (pt->pt_r_spctr, spcr);
/* now reset the IDC bit */
if (pt->pt_device == PT_ICC_B)
    outp (pt->pt_r_adfr, 0x00);
/* ISAC-S Bx: IDC is in reg. SQXR */
if (pt->pt_device == PT_ISAC_S_B)
    outp (pt->pt_r_sqxr, 0x00);
return (TRUE);
return (ACK_NOT_SUPPORTED);

outp (pt->pt_r_mask, 0xFF);
/* compare the requested */
/* initialization mode with */
/* detected hardware configuration */
/* ('pt_ModulMode') */

if (pt->pt_ModulMode != mode_type)
{
    outp (pt->pt_r_mask, 0x00);
    return (ACK_WRONG_MODUL_MODE);
}
/* timing mode 0 is used on the */
/* SIPB for TE and NTS configu- */
/* ration */

r_mode = inp (pt->pt_r_mode);
if (mode_type == PT_MM_TE)
    outp (pt->pt_r_mode, (r_mode & ~(MODE_HMD2 | MODE_HMD1)) | MODE_HMD0);
else
    outp (pt->pt_r_mode, r_mode & ~(MODE_HMD2 | MODE_HMD1 | MODE_HMD0));

if (pt->pt_state & PT_IOM2) /* IOM 2 mode ? */
{
    outp (pt->pt_r_adf2, 0x80); /* program IOM2 mode in ICC/ISAC-S */
    switch (mode_type)
    {
    case PT_MM_NT:
        /* Changed to be terminal mode */
        /* timing rather than SPCR_SPM */
        outp (pt->pt_r_spcr, 0x00);
        /* no terminal specific functions */
        outp (pt->pt_r_stcr, 0x00);
        outp (pt->pt_r_mode, (r_mode & ~(MODE_HMD2 | MODE_HMD0)) |
             | MODE_HMD1);
        break;
    case PT_MM_TE:
        outp (pt->pt_r_spcr, 0x00); /* terminal mode */
        outp (pt->pt_r_stcr, 0x70); /* TIC bus address ’7’ */
        /* no watchdog timer */
        break;
    }
}
else
{
    outp (pt->pt_r_adf2, 0x00); /* program IOM2 mode in ICC/ISAC-S */
    outp (pt->pt_r_stcr, 0x70); /* program TIC bus address */
}
outp (pt->pt_r_mask, 0x00);
if (!ResL1_SBC (pt))
    return (ACK_ACCESS_FAULT);

    return (ACK_DONE);
}
/*
 /* Function: ActL1_SBC ()
 /* Parms : PEI value
 /* purpose : establish L1 link (= activation)
 /*
  */
/*************************************************************************/
EXPORT int
ActL1_SBC (pei)
    BYTE     pei;
{
    register PEITAB   *pt;  /* return if the addressed device */  /* is not operational or not used */  /* for LAYER 1 control */
    if (!(pt = GetPeitab_BASIC (pei)))
        return (ACK_NOT_SUPPORTED);
    if (!(pt->pt_state & PT_L1_CTRL))
        return (ACK_NOT_SUPPORTED);
    /* the activation procedure is not */  /* done if the layer 1 link is */  /* already established. In that */  /* case only an activation */  /* indication message is generated */
    if (((pt->pt_CI_rec = inp(pt->pt_r_cixr)) & CIR_MASK) != CI_AI)
    {
        if (pt->pt_ModulMode == PT_MM_TE)
            EnaClk_SBC (pt);

        if (pt->pt_state & PT_IOM2)
            outp (pt->pt_r_cixr, CIXR_TBC | CI_AR | 0x03);
        else
            outp (pt->pt_r_cixr, CIXR_TBC | CI_AR);

        return (ACK_DONE);
    }

    DECODE_L1_STATUS (pei, pt->pt_CI_rec);
    return (ACK_DONE);
}
/*************************************************************************/
/*
 /* Function: ArlL1_SBC ()
 /* Parms : PEI value
 /* purpose : activate local loop
 /*
  */
/*************************************************************************/
EXPORT int
ArlL1_SBC (pei)
    BYTE     pei;
    {
        register PEITAB   *pt;

        if (!(pt = GetPeitab_BASIC (pei)))
            return (ACK_NOT_SUPPORTED);

        if (pt->pt_ModulMode == PT_MM_TE)
            EnaClk_SBC (pt);

        if (pt->pt_state & PT_IOM2)
            outp (pt->pt_r_cixr, 0x6B);
        else
            outp (pt->pt_r_cixr, 0x68);

        return (ACK_DONE);
    }

/**************************************************************************/
/*                                                                         */
/*    Function: DeaL1_SBC                                                  */
/*    Parms   : PEI                                                        */
/*    purpose : release L1 link                                            */
/*                                                                         */
/***************************************************************************/
EXPORT int DeaL1_SBC (pei)
    BYTE     pei;
    {
        register PEITAB   *pt;

        if (!(pt = GetPeitab_BASIC (pei)))
            return (ACK_NOT_SUPPORTED);

        if (!(pt->pt_state & PT_L1_CTRL))
            return (ACK_NOT_SUPPORTED);

        if (pt->pt_ModulMode != PT_MM_NT && pt->pt_ModulMode != PT_MM_LT_S)
            return (ACK_WRONG_MODUL_MODE);

        if (((pt->pt_CI_rec = inp (pt->pt_r_cixr)) & CIR_MASK) != CI_DIU)
        {  
            if (pt->pt_state & PT_IOM2)
                outp (pt->pt_r_cixr, CIXR_TBC | CI_DR | 0x03);
            else
                outp (pt->pt_r_cixr, CIXR_TBC | CI_DR);

            return (ACK_DONE);
        }

        DECODE_L1_STATUS (pei, pt->pt_CI_rec);
        return (ACK_DONE);
    }

/**************************************************************************/
/*                                                                         */
/*    Function: IntL1_SBC ()                                               */
/*                                                                         */
/**************************************************************************/
EXPORT void IntL1_SBC (pt)
   register PEITAB *pt;
{
   pt->pt_CI_rec = inp (pt->pt_r_cixr); /* read CIRR (CIR0) register */
   if (pt->pt_ModulMode == PT_MM_NT) {
      /* in NT / LT-S configuration: */
      /* send DID if SBC/ISAC-S is in the */
      /* DIU state */
      /* -> deactivation */
      if ((pt->pt_CI_rec & CIR_MASK) == CI_DIU) {
         if (pt->pt_state & PT_IOM2)
            outp (pt->pt_r_cixr, CIXR_TBC | CI_DID | 0x03);
         else
            outp (pt->pt_r_cixr, CIXR_TBC | CI_DID);
      }
   } else /* TE configuration: */
      /* power down SBC/ISAC-S if it has */
      /* changed from activated to */
      /* pending mode */
      if ((pt->pt_CI_rec & CIR_MASK) == CI_DR) {
         if (pt->pt_state & PT_IOM2)
            outp (pt->pt_r_cixr, CIXR_TBC | CI_DIU | 0x03);
         else
            outp (pt->pt_r_cixr, CIXR_TBC | CI_DIU);
      }
   /* activation confirmation in IOM2 */
   /* configurations. The SBC */
   /* (ISAC-S) must confirm an */
   /* activation from network side. */
   /* Only then it will be transparent */
   /* for upstream B channel data */
   if (pt->pt_state & PT_IOM2) &
      ((pt->pt_CI_rec & CIR_MASK) == CI_AI))
      outp (pt->pt_r_cixr, CIXR_TBC | CI_AR | 0x03);
}
DECODE_L1_STATUS (pt->pt_pei, pt->pt_CI_rec);
}
EXPORT int ResL1_SBC (pt)
    register PEITAB *pt;
{
    int i, state, failed = FALSE;
    BYTE ForceCommand, NewState, ReleaseCommand, Loop, r_spcr;

    switch (pt->pt_ModulMode)
    {
        case PT_MM_TE:
            ForceCommand = CI_RS; /* send the RES (reset) code */
            NewState = CI_EI; /* and wait for a change to the EI */
            /* state,
            ReleaseCommand = CI_DIU; /* then send DIU */
            break;

        case PT_MM_NT:
            ForceCommand = CI_DR; /* send the deactivation request */
            /* code */
            NewState = CI_DIU; /* and wait for DIU */
            ReleaseCommand = CI_DID; /* then send DID to deactivate the */
            /* SBC */
            break;

        default:
            if (pt->pt_Lay1id == SBC_LAY1)
                pt->pt_Lay1id = UNK_LAY1;
            return (FALSE);
    }

    if (pt->pt_state & PT_IOM2)
    {
        ReleaseCommand |= 0x03;
        ForceCommand   |= 0x03;
    }

    state = ENTERNOINT (); /* disable all system interrupts */
    /* if testloop mode was programmed */
    /* switch it off to enable L1 */
    /* status recognition */
    r_spcr = inp (pt->pt_r_spcr);

    if (Loop = (r_spcr & SPCR_TPL))
        outp (pt->pt_r_spcr, (r_spcr & ~SPCR_TPL));

    outp (pt->pt_r_mask, ~ISTA_CIC); /* allow only C/I interrupts */

    if (pt->pt_ModulMode == PT_MM_TE)
        EnaClk_SBC (pt);

    /* output the command code */
    outp (pt->pt_r_cixr, (BYTE) (CIXR_TBC | ForceCommand));
i = 0;
    /* wait for the expected state */
while ((inp(pt->pt_r_cixr) & CIR_MASK) != NewState)
    if (i++ > 20000)
        { /* break if timeout */
            failed = TRUE;
            break;
        }
    /* output the release command */
outp (pt->pt_r_cixr, (BYTE)(CIXR_TBC | ReleaseCommand));

if (pt->pt_ModulMode == PT_MM_TE) /* TE mode? */
    {
        /* Wait for DIU or AIU because */
        /* it can cause problems for the */
        /* enable clock routine if the */
        /* clocks disappear mid routine */
        /* due to an earlier reset */
        for (i = 0; i < 20000; i++)
            {
            pt->pt_CI_rec = inp (pt->pt_r_cixr) & CIR_MASK;
            if ( (pt->pt_CI_rec == CI_DIU) || (pt->pt_CI_rec == CI_AI))
                break;
            }
        if ((pt->pt_state & PT_IOM2) && (pt->pt_CI_rec == CI_AI))
            outp (pt->pt_r_cixr, CIXR_TBC | CI_AR | 0x03);
    }
if (Loop) /* restore original value of SPCR */
    outp (pt->pt_r_spcr, r_spcr);
outp (pt->pt_r_mask, 0x00); /* enable interrupts again */
LEAVENOINT (state);
if (failed)
    {
        if (pt->pt_Lay1id == SBC_LAY1)
            pt->pt_Lay1id = UNK_LAY1;
        return (FALSE);
    }
else
    return (TRUE);
Plastic Package, P-DIP-40-2
(Plastic Dual-In-Line Package)

Dimensions in mm
Plastic Package, P-LCC-44-1 (SMD)
(Plastic-Leaded Chip Carrier)

† Does not include plastic or metal protrusion of 0.15 max. per side

Sorts of Packing
Package outlines for tubes, trays etc. are contained in our Data Book “Package Information”

SMD = Surface Mounted Device
Dimensions in mm
Plastic Package, P-MQFP-64-1 (SMD)  
(Plastic Metric Quad Flat Package)

Dimensions in mm

1) Does not include plastic or metal protrusion of 0.25 max. per side

Sorts of Packing
Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm
Transformers and Crystals Vendor List

**Crystals:**

**Frischer Electronic**  
Schleifmühlstraße 2  
D-91054 Erlangen, Germany

**KVG**  
Waibstadter Straße 2-4  
D-74924 Neckarbischofsheim 2, Germany  
Tel.: (…7263) 648-0

**NDK**  
2-21-1 Chome Nishihara Shibuya-Ku  
Tokyo 151, Japan  
Tel.: (03)-460-2111  
or  
Cupertino, CA, USA  
Tel.: (408) 255-0831

**Saronix**  
4010 Transport at San Antonio  
Palo Alto, CA 94303, USA  
Tel.: (415) 856-6900  
or  
via Arthur Behrens KG  
Schrammelweg 3  
D-82544 Egling-Neufahrn, Germany

**Tele Quarz**  
Landstraße 13  
D-74924 Neckarbischofsheim 2, Germany

**Transformers:**

**Advanced Power Components (APC)**  
47 Riverside  
Medway City Estate Strood  
County of Kent, GB  
Tel.: (044) 634-290 588

**Pulse Engineering**  
P.O. Box 12235  
San Diego, CA 92112, USA  
Tel.: (619) 268-2454  
or  
4, avenue du Quebéc  
F-91940 Les Ullis, France  
or  
Dunmore Road  
Tuam County Galway, Ireland  
Tel.: (093) 24107

**S+M Components**  
Balanstraße 73  
P.O. Box 801709  
D-81617 Munich, Germany  
Tel.: (…89) 4144-8041  
Fax.: (…89) 4144-8483

**Siemens Oostcamp**  
Belgium

**Schott Corporation**  
Suite 108  
1838 Elm Hill Pike, Nashville, TN 37210, USA  
Tel.: (615) 889-8800

**TDK**  
Christinenstraße 25  
D-40880 Ratingen 1, Germany  
Tel.: (…2192) 487-0

**Universal Microelectronics**  
Grüner Weg 37  
Postfach 2253  
D-63412 Hanau 1, Germany  
Tel.: (…6181) 380  
or  
186 Wood Avenue South  
Iselin, NJ 08830, USA  
Tel.: (908) 603 5905

**Valor**  
Steinstraße 68  
D-81667 München, Germany  
Tel.: (…89) 480 2823  
Fax.: (…89) 484 743

**Vogt electronic AG**  
Postfach 1001  
D-94128 Obernzell, Germany  
Tel.: (…8591) 17-0  
Fax.: (…8591) 17-240

---

Semiconductor Group 320