iCE40 E1 USB interface

This page is the main entry point for the (completed!) "Software defined" E1 USB interface using the iCE40 FPGA at its core.


This approach tries to implement as much as possible inside an iCE40 FPGA

Particularly, the iCE40 FPGA
  • contains the E1 PHY. There is no external LIU*, reducing the BOM cost significantly. Instead, the comparators of the FPGA are used to detect RX positive / negative pulses and normal CMOS drivers to generate the TX pulses. In practice, this has shown to work reliably on short E1 links of a few meters. We'd expect some problems in terms of long-haul E1 links, but those are not really the target use case here.
  • contains the E1 framer, including frame alignment, CRC4 verification/generation, ...
  • contains a USB softcore (no external USB PHY needed)
  • contains a PicoRV32 softcore to implement USB protocol handling and to connect the E1 softcore with the USB softcore

So all-in-all, we can build a USB-E1 interface from little more than an iCE40 FPGA and an E1 line transformer!

Current stack

  • The hardware for the first production version is documented in the
  • The fpga gateware and associated embedded firmware is hosted in the same git repository. Some parts are in submodules (be sure to use recursive clone)
  • The userspace daemon that handles the USB communication is hosted at:
  • The support for this daemon interface to the rest of the cellular stack is merged in mainline libosmo-abis. Make sure you build it with --enable-e1d, though.


The fully assembled and tested icE1usb hardware is sold by sysmocom (product page, data sheet) an can be purchased from the webshop - hobbyist/community discounts are available.


User Manual



  • First proof of concept was done in 2018, based on manually wired protoboard to prove viability of the USB and E1 interface.
  • Several hand-wired pre-production prototypes based on iCEbreaker and iCEbreaker-bitsy have been assembled and used successfully from late 2018 to early 2020
  • A fully integrated single-board design with two E1 lines and a GPS-DO for E1 clock stability has been created by tnt in August 2020. After a couple of prototypes were built and tested, a first production run was made
  • fully tested v1.0 units are available since November 2020 through the sysmocom shop.

Firmware / Gateware / Drivers

The full stack from gateware through firmware and host software has been tested and used in a variety of scenarios.

  • gateware for the FPGA and firmware for the RISC-V softcore is available from and is buildable using the icestorm OSS toolchain
  • The host software/driver is part of osmo-e1d, see the project page for related details. libosmo-abis has been extended with osmo-e1d support.
  • There's also an experimental DAHDI kernel driver for icE1usb now, see #4923
Major missing features at this time (December 2020):
  • no firmware support for the second line/port yet: #4914
  • no firmware support for the GPS-DO peripheral yet: #4672, #4673
  • osmo-e1d doesn't re-attach to the USB device after disconnect/reconnect:
  • no reporting of alignment status via E1 port LEDs:
  • no reporting of errors (CRC, alignment) via USB to osmo-e1d: #4674
  • Rx/Tx framer operation not yet configurable (always uses CRC4): #4675

Recent binary releases of both gateware can be found below, so you don't have to build them locally :


The development of FPGA softcores, firmware, PCB schematics, PCB layout and osmo-e1d was done by Sylvain Munaut (tnt).

Hardware pictures

Early Proof-of-Concept and Prototypes

Early Proof of concept
picture of iCEBreaker + external circuitry (transformer, ..)

Pre-production Prototype

Rev 1.0 production

Rev 1.0 Production PCB
Rev 1.0 Production Batch

Updated by tnt 15 days ago · 22 revisions

Add picture from clipboard (Maximum size: 48.8 MB)