Project

General

Profile

Feature #3858

Make more GPIOs avaliable for future use

Added by horiz0n 3 months ago. Updated 19 days ago.

Status:
Resolved
Priority:
Normal
Assignee:
Target version:
Start date:
03/25/2019
Due date:
03/25/2019
% Done:

100%


Description

Could you please wire some free pins and append/align them to the end of the olimex expansion connector so they could be used as additional spi chip selects?


Related issues

Follows osmo-clock-gen - Bug #3857: Use SAMD XOSC / PLL / GCLK to allow lower reference frequenciesIn Progress03/24/2019

History

#1 Updated by laforge 3 months ago

  • Assignee set to laforge
  • Target version set to hw-v2

#2 Updated by laforge about 1 month ago

  • Assignee changed from laforge to mschramm

#3 Updated by mschramm about 1 month ago

  • Due date set to 03/25/2019
  • Start date changed from 03/24/2019 to 03/25/2019
  • Follows Bug #3857: Use SAMD XOSC / PLL / GCLK to allow lower reference frequencies added

#4 Updated by mschramm 19 days ago

  • Status changed from New to In Progress

#5 Updated by mschramm 19 days ago

  • Status changed from In Progress to Resolved
  • % Done changed from 0 to 100

allocated PA11, PA14 and PA15 as additional GPIOs on a pinheader (together with VDD and GND).

Also available in: Atom PDF

Add picture from clipboard (Maximum size: 48.8 MB)