MT6253 » History » Version 3
Anonymous, 02/19/2016 10:49 PM
1 | 1 | ||
---|---|---|---|
2 | 3 | h1. Mediatek MT6253 |
|
3 | |||
4 | |||
5 | 1 | The Mediatek MT6253 is a relatively modern baseband SoC made by Taiwan-based Mediatek. |
|
6 | |||
7 | 3 | It inherits a lot from the older series of MT622x [[SoCs]], but provides 2 DSP cores, RF module and power management block on the chip. |
|
8 | 1 | ||
9 | The chip uses different addresses for periph. bus compared to it's predecessors. |
||
10 | |||
11 | 2 | 2G RF "chip" is called MTKSOC1 (connected directly to BSI). |
|
12 | 1 | ||
13 | |||
14 | 3 | h2. ROM Bootloader |
|
15 | 1 | ||
16 | 3 | ||
17 | The chip contains ROM bootloader similar to [[MT6253]]. |
||
18 | |||
19 | 1 | In order to keep the chip powered-on, PMIC registers need to be set-up properly. |
|
20 | |||
21 | |||
22 | 3 | h2. DSP communication |
|
23 | 1 | ||
24 | 3 | Baseband communication is handled by DSP #1424. |
|
25 | 1 | ||
26 | 3 | ||
27 | h3. DSP initialization |
||
28 | |||
29 | |||
30 | * Power ON DSP |
||
31 | * Wait |
||
32 | * Install patch data |
||
33 | * Write some data via IDMA |
||
34 | * Wait for correct data in DSP1_SharedMem |
||
35 | |||
36 | 1 | Communication between ARM and DSP is carried via DSP1 Shared memory region and DSP1 shared registers. Initialization uses also IDMA. |
|
37 | |||
38 | 3 | ||
39 | h2. Usage in mobile phones |
||
40 | |||
41 | * http://www.aligator.cz/produkty/aligator-a800 |