Project

General

Profile

UmTRX » History » Revision 3

Revision 2 (Anonymous, 02/19/2016 10:52 PM) → Revision 3/14 (Anonymous, 02/19/2016 10:52 PM)

[[PageOutline]] 
 = Welcome to the UmTRX project Developer Wiki = 

 UmTRX is a dual-channel wide-band SDR transceiver that is designed to be used with [http://wush.net/trac/rangepublic OpenBTS] and [http://openbsc.osmocom.org/trac/wiki/OsmoBTS OsmoBTS] GSM base stations. Given its SDR architecture UmTRX can easily be used with many other RF applications, and a combination of FPGA and FPRF (Field-Programmable RF) technology plus the ability to process data on a CPU or a DSP, makes it an extraordinarily flexible platform. 

 UmTRX is connected to a host via gigabit Ethernet. The Fairwaves version of UHD provides FPGA HDL and firmware, along with a host driver. 

 Laboratory packages and turnkey solutions are available from [http://fairwaves.ru/ Fairwaves]. 

 == Intro, Introduction, user info information and blog == 

 For a more detailed introduction, user information and the project blog, blog see [http://umtrx.org] 

 == Developers == 

  * Altium design files, BOM, PDF schematics and layout: {{{git clone https://github.com/fairwaves/umtrx-schematics.git}}} 
  * Fairwaves version of UHD: {{{git clone https://github.com/fairwaves/UHD-Fairwaves.git}}} 
  * LMS6002D transceiver IC documentation: {{{git clone https://github.com/myriadrf/LMS6002D-docs.git}}} 
  * Mailing list: [http://lists.osmocom.org/cgi-bin/mailman/listinfo/umtrx] 
    * [wiki:MailingListRules Mailing list rules] 
  * Roadmap 
    * [wiki:UmTRX_Roadmap UmTRX]  
    * [wiki:UHD-Fairwaves_Roadmap UHD-Fairwaves] 

 == Licensing == 

 Altium Designer schematic and board layout files are made available under the Creative Commons Attribution-!ShareAlike 3.0 Unported license. 

 FPGA HDL, and firmware and host driver sources are made available under the GPL v3 license. 

 == Community == 

 UmTRX is an Osmocom project, and also a partner project of [http://myriadrf.org/ Myriad-RF]. 

 == Contributors == 

 * Alexander Chemeris — project leader 
 * Andrey Sviyazov — hardware design 
 * Sergey Kostanbaev — FPGA HDL 
 * Andrey Sviyazov — initial host-side code 
 * Sylvain Munaut — various improvements 
 * Eric Wild — host-side code 
 * Sergey Kostanbaev — debugging 
 * Andrey Bakhmat — logo, diagrams and photos 
 * Andrew Back — community management
Add picture from clipboard (Maximum size: 48.8 MB)