Project

General

Profile

E1 Interface Blocks » History » Revision 3

Revision 2 (laforge, 05/04/2018 08:33 PM) → Revision 3/4 (laforge, 05/04/2018 08:35 PM)

{{>toc}} 

 h1. E1 Interface Blocks 

 An E1 interface is typically split into a couple of different blocks 

 h2. Transformer / Magnetics 

 The transformer perfrorms galvanic isolation between the wires of the line/cable and the E1 interface circuit.    Think of Ethernet, which follows the exact same principle. 

 h2. Line Interface Unit (LIU) 

 The LIU sits between the E1 controller and the magnetics 

 The LIU is responsible for 
 * converting the received ternary HDB3 encoding into a stream of binary bits 
 * converting to-be-transmitted binary bits into ternary HDB3 encoding 

 Sometimes, further functionality such as clock recovery, loopback, jitter attenuator, ... are built into the LIU. 

 h3. XRT59L91 

 An example for a very simple LIU is the "Exar XRT59L91":https://www.exar.com/ds/xrt59l91v100.pdf. It only contains 
 * Rx: receive equalizer, peak detector, LOS detector 
 * Tx: pulse shaping, output drivers 

 It doesn't even do any HDB3 encoding/decoding or clock recovery 

 h3. XRT82D20 

 An example for a medium complexity LIU is the "Exar XRT82D20":https://www.exar.com/ds/xrt82d20_v108_082806.pdf. It contains 
 * transmit side 
 ** HDB3 encoder 
 ** Tx pulse shaper for both 75 Ohms coax and 120 Ohms twisted pair 
 ** line driver 
 * receiver side 
 ** peak detector, data slicer, LOS detect (to digital output) 
 ** data + timing recovery 
 ** hdb3 decoder 
 * digital, local and remote loopback capability 

 Compared to the XRT59L91, the significant addition is the HDB3 en/decoders and the timing recovery. 

 h3. IDT82V2081 

 An example for an even more higher end LIU is the "IDT82V2081":https://zh.idt.com/document/dst/82v2081-datasheet. compared to the XRT82D20, it contains 
 * adaptive internal termination for rx and tx 
 * adaptive equalizer on receive side 
 * PRBS detector / generator 
 * ILBC detector / generator 
 * not only E1, but also T1 + J1 compatibility 
 * SPI or parallel bus control interface 

 We're using the IDT82V2081 in the osmo-e1-xcvr evaluation board. 

 Another example in this category is the "Dallas/Maxim DS21348":https://datasheets.maximintegrated.com/en/ds/DS21348-DS21Q348.pdf 


 h2. E1 Controller "framer" 

 The E1 controller is what implements 
 * frame (and multiframe) alignment 
 * CRC4 generation/verification 
 * HDLC processors for the individual timeslots 
 * interface with the host computer 

 Examples for such controllers are 
 * Siemens/Infineon FALC/DualFALCQuadFALC/OctalFALC, LIU + Framer + HDLC + parallel bus interface) 
 ** - used in many BTS/telecom equipment, but also in Digium E1/T1 cards equipment. obsolete/EOL. 
 ** *obsolete/EOL* 
 * "CologneChip HFC-E1":http://www.colognechip.com/hfc-e1.pdf CologneChip HFC-E1 (LIU + Framer + HDLC + DMA engine with PCI bus interface) 
 ** used in PCI cards we used for original OpenBSC development with Siemens BS-11 BTS 
 ** supported by mISDN 
 * "Exar XRT86VL30":https://www.exar.com/ds/86vl30t1_v101_121809.pdf (LIU + Framer + HDLC + DMA engine with intel/motorola parallel bus) 
 * "Dallas/Maxim DS26521":https://datasheets.maximintegrated.com/en/ds/DS26521.pdf (SPI or parallel bus, TDM Backplane)
Add picture from clipboard (Maximum size: 48.8 MB)