Project

General

Profile

GsmDevelBoard » History » Version 1

laforge, 02/19/2016 10:48 PM

1 1 laforge
2
3
== Internal Interfaces ==
4
5
In this board, we have a number of interesting internal interfaces.
6
7
It would be great if we could somehow tap/hook our own processor into those interfaces.
8
9
=== TWL3025 BSP ===
10
11
This is a SPI port with read/write access to all TWL3025 internal registers.  However, in case of downlink Rx operation, the burst
12
data is transferred over this port (which needs 8.66Mbps of the 13Mbps bandwidth).  It is clocked by CLK13M
13
14
This typically connects to the Calypso BSP.
15
16
=== TWL3025 USP ===
17
18
This is a generic SPI port for read/write to all TWL3025 internal registers.  It is clocked by CLK13M
19
20
=== TWL3025 TSP ===
21
22
The Time Serial Port is clocked by CLK13M/2 and is a pure input port, i.e. a Frame and a Data-In line are sufficient.
23
24
This typically connects to the Calypso TPU.
25
26
This interface is used for sequencing the Rx/Tx operation of the baseband interface.
27
28
=== TRF6151C TSP ===
29
30
This is a serial interface with strobe (not chip select).
31
32
It is mostly used to configure the PLL, PGA Gain and power of the transceiver.
33
34
This typically connects to the Calypso TSP/TPU
Add picture from clipboard (Maximum size: 48.8 MB)