Project

General

Profile

GsmDevelBoard » History » Version 2

laforge, 02/19/2016 10:48 PM
add requirements section

1 1 laforge
2 2 laforge
== Requirements for the GSM MS side ==
3
4
 * transmit and receive in one TS every frame
5
 * retune Rx and Tx according to hopping sequence for every frame
6
 * synchronize carrier clock, bitclock and frame with BTS
7
8
== Requirements for a GSM scanner ==
9
10
 * two independent receivers, one on MS-Rx, the other on BTS-Rx side
11
 * ability to start decoding at some point (PCH/AGCH/SDCCH) and then follow a given hopping sequence (MAIO) for one TCH
12
 * ability to decrypt A51/A52 with user-provided Kc
13
 * Jammer: possibly transmitting interference in the Tx slices of the victim
14
 * synchronize carrier clock, bitclock and frame with BTS
15
16
=== Possible implementation ===
17
18
 * two TRF6151 in pure Rx configuration
19
  * one for MS-Rx side
20
  * other one for MS-Tx side
21
 * two TWL3025 in pure Rx configuration
22
 * both TWL3025 BSP permanently in downlink mode (I/Q samples)
23
  * we get 2*( 2*16*270k) bps serial samples (7.33Mbps) input signal
24
 * connect those two serial sample streams to CPU+DSP (blackfin?)
25
 * forward demodulated/decoded samples to PC
26
27
== Requirements for a GSM BTS ==
28
29
 * tune MS-Rx side to MS-Tx frequency
30
 * tune MS-Tx side to MS-Rx frequency
31
 * continuous Rx and Tx in all timeslots on one ARFCN
32
 * ability to determine timing advance of Uplink frames
33
34
=== Possible implementation ===
35
36
 * Use two independent TRF6151 frontends one for uplink, one for downlink
37
 * First TRF6151 will generate 26MHz and respect AFC from TWL3025
38
 * Second TRF6151 will use 'external VTXCO' configuration from 26MHz clock
39 1 laforge
40
== Internal Interfaces ==
41
42
In this board, we have a number of interesting internal interfaces.
43
44
It would be great if we could somehow tap/hook our own processor into those interfaces.
45
46
=== TWL3025 BSP ===
47
48
This is a SPI port with read/write access to all TWL3025 internal registers.  However, in case of downlink Rx operation, the burst
49
data is transferred over this port (which needs 8.66Mbps of the 13Mbps bandwidth).  It is clocked by CLK13M
50
51
This typically connects to the Calypso BSP.
52
53
=== TWL3025 USP ===
54
55
This is a generic SPI port for read/write to all TWL3025 internal registers.  It is clocked by CLK13M
56
57
=== TWL3025 TSP ===
58
59
The Time Serial Port is clocked by CLK13M/2 and is a pure input port, i.e. a Frame and a Data-In line are sufficient.
60
61
This typically connects to the Calypso TPU.
62
63
This interface is used for sequencing the Rx/Tx operation of the baseband interface.
64
65
=== TRF6151C TSP ===
66
67
This is a serial interface with strobe (not chip select).
68
69
It is mostly used to configure the PLL, PGA Gain and power of the transceiver.
70
71
This typically connects to the Calypso TSP/TPU
Add picture from clipboard (Maximum size: 48.8 MB)