Project

General

Profile

GsmDevelBoard » History » Version 7

laforge, 02/19/2016 10:48 PM
add fpga links

1 3 laforge
= Our GSM Development Board =
2 1 laforge
3 3 laforge
The idea is simple:
4
 * We start with the Openmoko Calypso/Iota/Rita design
5
 * We replace the actual digital baseband chip (Calypso) with a normal Blackfin DSP
6 1 laforge
7 5 laforge
The block diagram looks something like this:
8 1 laforge
9 5 laforge
[[Image(gsmdevboard-block.png)]]
10 1 laforge
11 7 laforge
== Components ==
12
13
=== BF537 Blackfind DSP ===
14
15
=== Xilinx Spartan-3E FPGA ===
16
17
The [wiki:GsmDevelBoard/FPGA] will host the following building blocks
18
 * [wiki:GsmDevelBoard/FPGA TPU Interface]
19
 * [wiki:GsmDevelBoard/FPGA 13MHz clock generation]
20
21 1 laforge
== Internal Interfaces ==
22
23 7 laforge
Each of those interfaces is connected to the Blackfin+Spartan3E module.
24
25
We have a dedicated wiki page about the signals that need to be connected between RF board and DSP: [wiki:GsmDevelBoard/SignalsBetweenRFandDSP]
26 1 laforge
27
=== TWL3025 BSP ===
28
29 6 laforge
The [wiki:BasebandSerialPort Baseband serial Port] is a SPI port with read/write access to all TWL3025 internal registers.  However, in case of downlink Rx operation, the burst
30 1 laforge
data is transferred over this port (which needs 8.66Mbps of the 13Mbps bandwidth).  It is clocked by CLK13M
31
32
This typically connects to the Calypso BSP.
33
34
=== TWL3025 USP ===
35
36 6 laforge
The [wiki:MicrocontrollerSerialPort Microcontroller Serial Port] is a generic SPI port for read/write to all TWL3025 internal registers.  It is clocked by CLK13M
37 1 laforge
38
=== TWL3025 TSP ===
39
40 6 laforge
The [wiki:TimeSerialPort Time Serial Port] is clocked by CLK13M/2 and is a pure input port, i.e. a Frame and a Data-In line are sufficient.
41 1 laforge
42
This typically connects to the Calypso TPU.
43
44
This interface is used for sequencing the Rx/Tx operation of the baseband interface.
45
46
=== TRF6151C TSP ===
47
48
This is a serial interface with strobe (not chip select).
49
50
It is mostly used to configure the PLL, PGA Gain and power of the transceiver.
51
52
This typically connects to the Calypso TSP/TPU
53 3 laforge
54
55
== Requirements ==
56
57
This is an overview of the different applications for a GSM Devel Board and their requirements
58
59
=== Requirements for the GSM MS side ===
60
61
 * transmit and receive in one TS every frame
62
 * retune Rx and Tx according to hopping sequence for every frame
63
 * synchronize carrier clock, bitclock and frame with BTS
64
65
=== Requirements for a GSM scanner ===
66
67
 * two independent receivers, one on MS-Rx, the other on BTS-Rx side
68
 * ability to start decoding at some point (PCH/AGCH/SDCCH) and then follow a given hopping sequence (MAIO) for one TCH
69
 * ability to decrypt A51/A52 with user-provided Kc
70
 * Jammer: possibly transmitting interference in the Tx slices of the victim
71
 * synchronize carrier clock, bitclock and frame with BTS
72
73
==== Possible implementation ====
74
75
 * two TRF6151 in pure Rx configuration
76
  * one for MS-Rx side
77
  * other one for MS-Tx side
78
 * two TWL3025 in pure Rx configuration
79
 * both TWL3025 BSP permanently in downlink mode (I/Q samples)
80
  * we get 2*( 2*16*270k) bps serial samples (7.33Mbps) input signal
81
 * connect those two serial sample streams to CPU+DSP (blackfin?)
82
 * forward demodulated/decoded samples to PC
83
84
=== Requirements for a GSM BTS ===
85
86
 * tune MS-Rx side to MS-Tx frequency
87
 * tune MS-Tx side to MS-Rx frequency
88
 * continuous Rx and Tx in all timeslots on one ARFCN
89
 * ability to determine timing advance of Uplink frames
90
91
==== Possible implementation ====
92
93
 * Use two independent TRF6151 frontends one for uplink, one for downlink
94
 * First TRF6151 will generate 26MHz and respect AFC from TWL3025
95
 * Second TRF6151 will use 'external VTXCO' configuration from 26MHz clock
Add picture from clipboard (Maximum size: 48.8 MB)