Project

General

Profile

HardwareCalypso » History » Version 8

laforge, 02/19/2016 10:48 PM
alternative ti calypso download links

1 5 laforge
[[PageOutline]]
2 1 laforge
= Calypso Digital Baseband =
3
4
The Calypso Digital Base Band chip is a popular DBB implementation for inexpensive feature phones.
5
6 5 laforge
The register-level manuals seem to have leaked at some point and are available from cryptome.org
7 6 laforge
at http://cryptome.org/ti-calypso2.pdf and http://cryptome.org/ti-calypso1.pdf
8 5 laforge
9 8 laforge
As cryptome.org is currently suffering legal battles due to Microsoft stupidity,
10
you can use http://cryptome.quintessenz.org/mirror/ti-calypso1.pdf / http://cryptome.quintessenz.org/mirror/ti-calypso2.pdf
11 7 laforge
12 1 laforge
== Variants ==
13
 * Calypso G2 C035 
14
 * Calypso G2 C035 Lite (D751749GHH)
15
  * Like C035, only 256kBytes of internal memory
16 2 laforge
17 3 laforge
== Memory Map ==
18
19 4 roh
 * nCS0 0x0000'0000 ... 0x007f'ffff (C123: external NOR flash)
20 3 laforge
 * nCS6 0x0080'0000 ... 0x00bf'ffff (internal SRAM, in case of calypso lite only 256kBytes)
21
 * nCS1 0x0100'0000 ... 0x017f'ffff (C123: external SRAM)
22 2 laforge
23
== Integrated Peripherals ==
24 7 laforge
== Integrated Peripherals ==
25
=== TPU (Time Processing Unit) ===
26
 * A programmable micro-engine clocked at GSM quarter-bit clock
27
=== MODEM UART ===
28
 * The UART that is typically connected to a PC or the application processor in a smartphone
29
=== IRDA UART ===
30
 * The UART that is either connected to IRDA or for diagnostics/programming
31
=== RIF (Radio Interface) ===
32
 * Connects to the synchronous bi-directional BSP (Baseband Serial Port)
33
=== DPLL + clock block ===
34
 * Generate clocks for DSP, ARM and all peripherals
35
=== GEA (GPRS Encryption Algorithm) ===
36
 * Encrypts/Decrypts data according to the proprietary GEA algorithm
37
=== Watchdog timer ===
38
=== Interrupt Controller ===
39
=== Memory interface (SRAM/ROM) ===
40
=== DMA controller ===
41
 * Only usable for UART and RIF, can only DMA to small API RAM memory region
42
=== SIM card controller ===
43
 * Connects to the SIM card socket in the phone
44
=== TSP controller (Time Serial Port) ===
45
 * Controls the TSP, which controls the sequencing of all external peripherals like ABB, RF chip, RF PA, Antenna Switch
46
=== RTC clock ===
47
 * A pretty standard realtime clock
48
=== ULPD (Ultra Low Power Device) ===
49
 * Responsible for enabling the phone to go to lowest-possible power mode while IDLE, but still waking up at the right point to receive important data (like paging channel) from the BTS
50
=== I2C Master controller ===
51
 * Typically connects to external peripherals like LCD (if any)
52 2 laforge
53
The controller has two oddities:
54 1 laforge
 * It assumes that the peripheral has an address byte.  If your peripheral doesn't, you have to
55
   write the first byte into the address register and not the FIFO
56
 * You cannot under-fill the FIFO, i.e. if you write 8 bytes into the 16byte deep fifo, the controller
57 2 laforge
   will transmit 16 bytes rather than 8.  Therefore, always limit the FIFO depth to your write size!
58 1 laforge
   More details about this can be seen at [wiki:CalypsoI2CFIFO]
59 7 laforge
=== SPI Master controller ===
60
 * Connects to USP of ABB and possibly other external peripherals
61
=== TIMER1 / TIMER2 general purpose timers ===
62 2 laforge
The timer input clock is not mentioned in the data sheet.  It seems to be 13MHz / 32, i.e. 406.25kHz
63 7 laforge
=== PWL (PWM for Light) ===
64
 * connected to the screen/keypad backlight
65
=== PWT (PWM for Tones) ===
66
 * connected to a buzzer for ringtone generation
Add picture from clipboard (Maximum size: 48.8 MB)