osmo-sdr/firmware/include/osdr_fpga.h @ master
| 1 |
#ifndef _OSDR_FGPA_H
|
|---|---|
| 2 |
#define _OSDR_FGPA_H
|
| 3 |
|
| 4 |
enum osdr_fpga_reg { |
| 5 |
OSDR_FPGA_REG_ID = 0, |
| 6 |
OSDR_FPGA_REG_PWM1 = 1, |
| 7 |
OSDR_FPGA_REG_PWM2 = 2, |
| 8 |
OSDR_FPGA_REG_ADC_TIMING = 3, |
| 9 |
OSDR_FPGA_REG_DUMMY = 4, |
| 10 |
OSDR_FPGA_REG_ADC_VAL = 5, |
| 11 |
OSDR_FPGA_REG_DECIMATION = 6, |
| 12 |
OSDR_FPGA_REG_IQ_OFS = 7, |
| 13 |
OSDR_FPGA_REG_IQ_GAIN = 8, |
| 14 |
OSDR_FPGA_REG_IQ_SWAP = 9, |
| 15 |
};
|
| 16 |
|
| 17 |
void osdr_fpga_power(int on); |
| 18 |
void osdr_fpga_init(uint32_t masterClock); |
| 19 |
uint32_t osdr_fpga_reg_read(uint8_t reg); |
| 20 |
void osdr_fpga_reg_write(uint8_t reg, uint32_t val); |
| 21 |
void osdr_fpga_set_decimation(uint8_t val); |
| 22 |
void osdr_fpga_set_iq_swap(uint8_t val); |
| 23 |
void osdr_fpga_set_iq_gain(uint16_t igain, uint16_t qgain); |
| 24 |
void osdr_fpga_set_iq_ofs(int16_t iofs, int16_t qofs); |
| 25 |
|
| 26 |
#endif
|
