Project

General

Profile

Osmo-e1-xcvr » History » Version 14

laforge, 05/04/2018 08:41 PM
cosmetics (wiki migration)

1 8 laforge
{{>toc}}
2 1 laforge
3 8 laforge
h1.  osmo-e1-xcvr
4 8 laforge
5 8 laforge
6 11 laforge
This is a simple hardware project that aims to generate a reusable module for interfacing E1/T1/J1 lines from various custom FPGA/CPLD/microcontroller projects.
7 1 laforge
8 11 laforge
The board contains tranformers, the analog circuitry, the LIU (line interface unit), an oscillator as well as an integrated transceiver chip.
9 1 laforge
10 11 laforge
It exposes the control interface (SPI) as well as the decoded synchronous Rx/Tx bitstreams each on a 2x5pin header.
11 1 laforge
12 11 laforge
Framer, Multiplexer, HDLC decoder or anything like that is out-of-scope for now.  The idea relaly is to provide an interface as low-level as possible.
13 1 laforge
14 11 laforge
One of the ideas is to create a "soft E1" interface, where the Rx/Tx bitstreams are interfaced with the SSC of an AT91SAM3S and subsequently passed into a PC via USB.  The 2Mbps signal is very low-bandwidth, so that a pure software implementation should be absolutely no problem for todays computing power.
15 8 laforge
16 8 laforge
17 8 laforge
h2. Status
18 1 laforge
19 11 laforge
The project is in design phase.  Initial design has finished, but needs to be reviewed.  First prototype PCBs are evaluated since January 12, 2012
20 1 laforge
21 1 laforge
22 8 laforge
h2. Hardware pictures
23 8 laforge
24 8 laforge
25 8 laforge
26 8 laforge
h3. Bare PCB
27 8 laforge
28 9 laforge
!{width:50%}osmo-e1-xcvr-pcb.jpg!
29 7 laforge
30 8 laforge
31 8 laforge
h3. Populated PCB
32 8 laforge
33 9 laforge
!{width:50%}osmo-e1-xcvr.jpg!
34 1 laforge
35 1 laforge
36 8 laforge
h2. Hardware Documentation
37 1 laforge
38 8 laforge
h3. JP2: TDM interface
39 8 laforge
40 8 laforge
41 1 laforge
JP2 contains the serial TDM bitstream + clock for Rx and Tx direction.  The signals are
42 14 laforge
|_.Pin|_.Name|_.Description|
43 14 laforge
|1|GND|Ground|
44 14 laforge
|2|nRST|low-active reset line, uC can reset the transceiver by pulling this low|
45 14 laforge
|3|NC||
46 14 laforge
|4|LOS|Loss of Signal|
47 14 laforge
|5|TDN|Transmit Data Negative|
48 14 laforge
|6|RCLK|Receive Clock|
49 14 laforge
|7|TD/TDP|Transmit Data / Transmit Data Positive|
50 14 laforge
|8|RD/RDP|Receive Data / Receive Data Positive|
51 14 laforge
|9|TCLK|Transmitter Clock.  Depending on JP9, this is an input into the board, or an output|
52 14 laforge
|10|RDN/CV|Receive Data Negative / Code Violation|
53 1 laforge
54 8 laforge
h3. JP1: SPI control
55 8 laforge
56 8 laforge
57 1 laforge
This is how the external microcontroller can control the transceiver chip.
58 3 laforge
59 1 laforge
||Pin||Name||Description||
60 3 laforge
||1||VCC_IN||Vcc input, board can be supplied form here if SJ2 is closed||
61 1 laforge
||2||GND||Ground||
62 1 laforge
||3||NC||Not connected||
63 1 laforge
||4||nINT||low-active interrupt output, when transceiver wants to interrupt uC""||
64 1 laforge
||5||NC||Not connected||
65 1 laforge
||6||NC||Not connected||
66 1 laforge
||7||SDO||Serial Data Out (MISO)||
67 1 laforge
||8||SDI||Serial Data In (MOSI)||
68 1 laforge
||9||SCLK||Serial Clock||
69 1 laforge
||10||nCS||low-active chip-select of the SPI||
70 1 laforge
71 1 laforge
72 8 laforge
h3. JP9
73 8 laforge
74 8 laforge
75 2 laforge
JP10 switches the master clock (MCLK) of the transceiver between two on-board oscillators
76 1 laforge
of 2.048 MHz and 1.544 MHz.  This is required for selecting between E1 or T1/J1 mode.
77 1 laforge
78 1 laforge
||1-2||2.048 MHz (E1) mode||
79 1 laforge
||2-3||1.544 MHz (T1/J1) mode||
80 1 laforge
81 1 laforge
82 8 laforge
h3. JP10
83 8 laforge
84 8 laforge
85 1 laforge
This jumper decides if the 2.048/1.544 MHz MCLK should also be used as TDM Transmit Clock.
86 1 laforge
87 1 laforge
||closed||use MCLK as TCLK source, TCLK pin on JP2 is output||
88 1 laforge
||open||external circuit provides TCLK on JP2||
89 1 laforge
90 1 laforge
91 8 laforge
h3. JP3 + JP4
92 8 laforge
93 8 laforge
94 1 laforge
JP3can be used to supply power to the board.
95 1 laforge
96 8 laforge
h2. show me the code
97 8 laforge
98 1 laforge
99 12 laforge
http://cgit.osmocom.org/osmo-e1-xcvr/
100 8 laforge
101 8 laforge
h2. TODO list
102 8 laforge
103 8 laforge
* hardware
104 8 laforge
** make ridiculously large test pads smaller
105 8 laforge
** move C1 closer to U1 VDDIO pad (19)
106 8 laforge
** remove $ sign from component names
107 8 laforge
** define which value C5 should use
108 8 laforge
** mark pin 1 of J1 / J2 on copper + silk screen
109 8 laforge
** different footprint for L1 ?  value ?
110 8 laforge
** JP10 is a big too close to J1
111 8 laforge
* software
112 8 laforge
** implement minimal SPI driver to initialize transceiver chip
Add picture from clipboard (Maximum size: 48.8 MB)