Project

General

Profile

Osmo-e1-xcvr » History » Version 8

laforge, 02/19/2016 10:48 PM
add pic of populated pcb

1 8 laforge
{{>toc}}
2 1 laforge
3 8 laforge
h1.  osmo-e1-xcvr
4
5
6 1 laforge
This is a simple hardware project that aims to generate a reusable module
7
for interfacing E1/T1/J1 lines from various custom FPGA/CPLD/microcontroller
8
projects.
9
10
The board contains tranformers, the analog circuitry, the LIU (line interface
11
unit), an oscillator as well as an integrated transceiver chip.
12
13
It exposes the control interface (SPI) as well as the decoded synchronous
14
Rx/Tx bitstreams each on a 2x5pin header.
15
16
Framer, Multiplexe,r HDLC decoder or anything like that is out-of-scope for
17
now.  The idea relaly is to provide an interface as low-level as possible.
18
19
One of the ideas is to create a "soft E1" interface, where the Rx/Tx bitstreams
20
are interfaced with the SSC of an AT91SAM3S and subsequently passed into a PC
21
via USB.  The 2Mbps signal is very low-bandwidth, so that a pure software
22
implementation should be absolutely no problem for todays computing power.
23
24
25 8 laforge
h2. Status
26
27
28 1 laforge
The project is in design phase.  Initial design has finished, but needs to be
29
reviewed.  First prototype PCBs are evaluated since January 12, 2012
30
31
32 8 laforge
h2. Hardware pictures
33
34
35
36
h3. Bare PCB
37
38 1 laforge
[[Image(osmo-e1-xcvr-pcb.jpg, 50%)]]
39 7 laforge
40 8 laforge
41
h3. Populated PCB
42
43 1 laforge
[[Image(osmo-e1-xcvr.jpg, 50%)]]
44
45
46 8 laforge
h2. Hardware Documentation
47 1 laforge
48 8 laforge
49
50
h3. JP2: TDM interface
51
52
53 1 laforge
JP2 contains the serial TDM bitstream + clock for Rx and Tx direction.  The signals are
54
||Pin||Name||Description||
55
||1||GND||Ground||
56
||2||nRST||low-active reset line, uC can reset the transceiver by pulling this low||
57
||3||NC||||
58
||4||LOS||Loss of Signal||
59
||5||TDN||Transmit Data Negative||
60
||6||RCLK||Receive Clock||
61
||7||TD/TDP||Transmit Data / Transmit Data Positive||
62
||8||RD/RDP||Receive Data / Receive Data Positive||
63
||9||TCLK||Transmitter Clock.  Depending on JP9, this is an input into the board, or an output
64
||10||RDN/CV||Receive Data Negative / Code Violation||
65
66
67 8 laforge
h3. JP1: SPI control
68
69
70 1 laforge
This is how the external microcontroller can control the transceiver chip.
71 3 laforge
72 1 laforge
||Pin||Name||Description||
73 3 laforge
||1||VCC_IN||Vcc input, board can be supplied form here if SJ2 is closed||
74 1 laforge
||2||GND||Ground||
75
||3||NC||Not connected||
76
||4||nINT||low-active interrupt output, when transceiver wants to interrupt uC""||
77
||5||NC||Not connected||
78
||6||NC||Not connected||
79
||7||SDO||Serial Data Out (MISO)||
80
||8||SDI||Serial Data In (MOSI)||
81
||9||SCLK||Serial Clock||
82
||10||nCS||low-active chip-select of the SPI||
83
84
85 8 laforge
h3. JP9
86
87
88 2 laforge
JP10 switches the master clock (MCLK) of the transceiver between two on-board oscillators
89 1 laforge
of 2.048 MHz and 1.544 MHz.  This is required for selecting between E1 or T1/J1 mode.
90
91
||1-2||2.048 MHz (E1) mode||
92
||2-3||1.544 MHz (T1/J1) mode||
93
94
95 8 laforge
h3. JP10
96
97
98 1 laforge
This jumper decides if the 2.048/1.544 MHz MCLK should also be used as TDM Transmit Clock.
99
100
||closed||use MCLK as TCLK source, TCLK pin on JP2 is output||
101
||open||external circuit provides TCLK on JP2||
102
103
104 8 laforge
h3. JP3 + JP4
105
106
107 1 laforge
JP3can be used to supply power to the board.
108
109
110 8 laforge
h2. show me the code
111
112
113 4 laforge
http://cgit.osmocom.org/cgit/osmo-e1-xcvr/
114
115 8 laforge
116
h2. TODO list
117
118
* hardware
119
** make ridiculously large test pads smaller
120
** move C1 closer to U1 VDDIO pad (19)
121
** remove $ sign from component names
122
** define which value C5 should use
123
** mark pin 1 of J1 / J2 on copper + silk screen
124
** different footprint for L1 ?  value ?
125
** JP10 is a big too close to J1
126
* software
127
** implement minimal SPI driver to initialize transceiver chip
Add picture from clipboard (Maximum size: 48.8 MB)